전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

OP279GS 데이터시트(PDF) 8 Page - Analog Devices

부품명 OP279GS
상세설명  Rail-to-Rail High Output Current Operational Amplifiers
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

OP279GS 데이터시트(HTML) 8 Page - Analog Devices

Back Button OP279GS Datasheet HTML 4Page - Analog Devices OP279GS Datasheet HTML 5Page - Analog Devices OP279GS Datasheet HTML 6Page - Analog Devices OP279GS Datasheet HTML 7Page - Analog Devices OP279GS Datasheet HTML 8Page - Analog Devices OP279GS Datasheet HTML 9Page - Analog Devices OP279GS Datasheet HTML 10Page - Analog Devices OP279GS Datasheet HTML 11Page - Analog Devices OP279GS Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
OP179/OP279
–8–
REV. F
7
2
0
0.01
0.100
10
1
5
1
3
4
6
CAPACITIVE LOAD – nF
VS = 5V
RL = 1k
TA = +25 C
Figure 25. OP179/OP279 Bandwidth vs. Capacitive Load
1/2
OP279
RS
20V
CS
1 F
CL
10nF
+5V
VIN
100mV p-p
VOUT
Figure 26. Snubber Network Compensates for Capacitive
Load
The first step is to determine the value of the resistor, RS. A
good starting value is 100
Ω (typically, the optimum value will
be less than 100
Ω). This value is reduced until the small-signal
transient response is optimized. Next, CS is determined—10
µF
is a good starting point. This value is reduced to the smallest
value for acceptable performance (typically, 1
µF). For the case
of a 10 nF load capacitor on the OP179/OP279, the optimal
snubber network is a 20
Ω in series with 1 µF. The benefit is
immediately apparent as seen in the scope photo in Figure 27.
The top trace was taken with a 10 nF load and the bottom trace
with the 20
Ω, 1 µF snubber network in place. The amount of
overshot and ringing is dramatically reduced. Table I illustrates
a few sample snubber networks for large load capacitors.
90
100
10nF LOAD
ONLY
SNUBBER
IN CIRCUIT 10
0%
50mV
2 s
Figure 27. Overshoot and Ringing Is Reduced by Adding a
“Snubber” Network in Parallel with the 10 nF Load
Table I. Snubber Networks for Large Capacitive Loads
Load Capacitance (CL)
Snubber Network (RS, CS)
10 nF
20
Ω, 1 µF
100 nF
5
Ω, 10 µF
1
µF0 Ω, 10 µF
Overload Recovery Time
Overload, or overdrive, recovery time of an operational amplifier
is the time required for the output voltage to recover to its linear
region from a saturated condition. This recovery time is impor-
tant in applications where the amplifier must recover after a
large transient event. The circuit in Figure 28 was used to
evaluate the OP179/OP279’s overload recovery time. The
OP179/OP279 takes approximately 1
µs to recover from positive
saturation and approximately 1.2
µs to recover from negative
saturation.
1/2
OP279
RL
499
+5V
VOUT
–5V
R3
10k
R2
1k
R1
909
2V p-p
@ 100Hz
Figure 28. Overload Recovery Time Test Circuit
Output Transient Current Recovery
In many applications, operational amplifiers are used to provide
moderate levels of output current to drive the inputs of ADCs,
small motors, transmission lines and current sources. It is in
these applications that operational amplifiers must recover
quickly to step changes in the load current while maintaining
steady-state load current levels. Because of its high output
current capability and low closed-loop output impedance, the
OP179/OP279 is an excellent choice for these types of applica-
tions. For example, when sourcing or sinking a 25 mA steady-
state load current, the OP179/OP279 exhibits a recovery time of
less than 500 ns to 0.1% for a 10 mA (i.e., 25 mA to 35 mA and
35 mA to 25 mA) step change in load current.
A Precision Negative Voltage Reference
In many data acquisition applications, the need for a precision
negative reference is required. In general, any positive voltage
reference can be converted into a negative voltage reference
through the use of an operational amplifier and a pair of matched
resistors in an inverting configuration. The disadvantage to that
approach is that the largest single source of error in the circuit is
the relative matching of the resistors used.
The circuit illustrated in Figure 29 avoids the need for tightly
matched resistors with the use of an active integrator circuit. In
this circuit, the output of the voltage reference provides the
input drive for the integrator. The integrator, to maintain cir-
cuit equilibrium, adjusts its output to establish the proper rela-
tionship between the reference’s VOUT and GND. Thus, various
negative output voltages can be chosen simply by substituting
for the appropriate reference IC (see table). To speed up the



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com