전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

OP177FS 데이터시트(PDF) 4 Page - Analog Devices

부품명 OP177FS
상세설명  Ultraprecision Operational Amplifier
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

OP177FS 데이터시트(HTML) 4 Page - Analog Devices

  OP177FS Datasheet HTML 1Page - Analog Devices OP177FS Datasheet HTML 2Page - Analog Devices OP177FS Datasheet HTML 3Page - Analog Devices OP177FS Datasheet HTML 4Page - Analog Devices OP177FS Datasheet HTML 5Page - Analog Devices OP177FS Datasheet HTML 6Page - Analog Devices OP177FS Datasheet HTML 7Page - Analog Devices OP177FS Datasheet HTML 8Page - Analog Devices OP177FS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
OP177–SPECIFICATIONS
REV. B
–4–
ELECTRICAL CHARACTERISTICS
OP177E
OP177F
OP177G
Parameter
Symbol
Conditions
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Units
Input Offset Voltage
VOS
10
20
15
40
20
100
µV
Average Input Offset
Voltage Drift
TCVOS
(Note 1)
0.03
0.1
0.1
0.3
0.7
1.2
µV/°C
Input Offset Current
IOS
0.5
1.5
0.5
2.2
0.5
4.5
nA
Average Input Offset
Current Drift
TCIOS
(Note 2)
1.5
25
1.5
40
1.5
85
pA/
°C
Input Bias Current
IB
–0.2
2.4
4
–0.2
2.4
4
2.4
±6.0
nA
Average Input Bias
Current Drift
TCIB
(Note 2)
8
25
8
40
15
60
pA/
°C
Input Voltage Range
IVR
(Note 3)
±13
±13.5
±13
±13.5
±13.0
±13.5
V
Common-Mode
Rejection Ratio
CMRR
VCM = ± 13 V
120
140
120
140
110
140
dB
Power Supply Rejection
Ratio
PSRR
VS = ± 3 V to ± 18 V
120
125
110
120
106
115
dB
Large-Signal
Voltage Gain
AVO
RL ≥ 2 kΩ, VO = ± 10 V
4
2000
6000
2000
6000
1000
4000
V/mV
Output Voltage Swing
VO
RL ≥ 2 kΩ± 12
±13.0
±12
±13.0
±12.0
±13.0
V
Power Consumption
PD
VS = ± 15 V, No Load
60
75
60
75
60
75
mW
Supply Current
ISY
VS = ± 15 V, No Load
2.0
2.5
2.0
2.5
2.0
2.5
mA
NOTES
1OP177E: TCV
OS is 100% tested.
2Guaranteed by endpoint limits.
3Guaranteed by CMRR test condition.
4To insure high open-loop gain throughout the
± 10 V output range, A
VO is tested at –10 V ≤ VO ≤ 0 V, 0 V ≤ VO ≤ +10 V, and –10 V ≤ VO ≤ +10 V.
Specifications subject to change without notice.
Figure 2. Typical Offset Voltage Test Circuit
Figure 3. Optional Offset Nulling Circuit
(@ VS =
15 V, –40
°C ≤ T
A
≤ +85 C, unless otherwise noted)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com