| 전자부품 데이터시트 검색엔진 |
|
LTP5902 데이터시트(PDF) 4 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTP5902 데이터시트(HTML) 4 Page - Linear Technology |
|
4 / 30 page ![]() A d v a nce d I n fo rm a t i o n 4 Linear Technology / Dust Networks Eterna Datasheet 1.0 General 1.1 Related Documentation • 040-0102 Eterna Integration Guide • 040-0109 Design Specific Configuration Guide • 040-0110 Eterna Serial Programmer Guide 1.2 Conventions 1.2.1 Signal Naming The naming convention for Eterna signals is UPPER_CASE_SEPARATED_BY_UNDERSCORE. Active-low signals, such as RESETn, add a trailing lower case n. An exception to the naming convention is UART transmit and receive signals which are named consistent with industry practice as RX and TX, omitting the lower case n, despite being active low signals. The terms assertion and active refers to a signal in a logically true state: logic ‘1’ for active high signals and logic ‘0’ for active low signals. The terms negated and inactive refer to a signal being in its logically false state: logic ‘0’ for active high signals and logic ‘1’ for active low signals. 1.2.2 Number Format The 0x prefix indicates a hexadecimal number follows. The 0b prefix indicates a binary number follows. The lack of a prefix indicates a decimal number follows. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |