| 전자부품 데이터시트 검색엔진 |
|
ACT7000SC 데이터시트(PDF) 20 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
ACT7000SC 데이터시트(HTML) 20 Page - Aeroflex Circuit Technology |
|
20 / 25 page ![]() Aeroflex Circuit Technology SCD7000SC REV B 7/30/01 Plainview NY (516) 694-6700 20 System Interface Parameters Parameter8 Sym Test Conditions 150MHz 200MHz 210MHz 225MHz Units Min Max Min Max Min Max Min Max Data Output2,3 tDO mode14...13 = 10 (fastest) 1.0 6.0 1.0 6.0 1.0 5.5 1.0 5.5 ns mode14...13 = 11 1.0 6.5 1.0 6.5 1.0 6.0 1.0 6.0 ns mode14...13 = 00 1.0 7.0 1.0 7.0 1.0 6.5 1.0 6.5 ns mode14...13 = 01 (slowest) 1.0 7.5 1.0 7.5 1.0 7.0 1.0 7.0 ns Data Setup4 tDS trise = see above table 2.52.5 2.52.5 ns Data Hold4 tDH tfall = see above table 1.01.0 1.01.0 ns Notes: 1. Timings are measured from 1.5V of the clock to 1.5V of the signal. 2. Capacitive load for all output timings is 50pF. 3. Data Output timing applies to all signal pins whether tristate I/O or output only. 4. Setup and Hold parameters apply to all signal pins whether tristate I/O or input only. Boot-Time Interface Parameters Parameter Symbol Test Conditions Min Max Units Mode Data Setup tDS 4 SysClock cycles Mode Data Hold tDH 0 SysClock cycles SysClock Timing Input Timing Output Timing ±tJitterIn tSCRise tSCFall SysClock tSCP Data SysClock Data tDH tDS Data SysClock Data Data tDO tDO MIN Clock Timing System Interface Timing (SysAD, SysCmd, ValidIn*, ValidOut*, etc.) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |