전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

R4430PCF10MCM 데이터시트(PDF) 7 Page - Aeroflex Circuit Technology

부품명 R4430PCF10MCM
상세설명  A MIPS R4400 RISC Microprocessor Multichip Module
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AEROFLEX [Aeroflex Circuit Technology]
홈페이지  http://www.aeroflex.com
Logo AEROFLEX - Aeroflex Circuit Technology

R4430PCF10MCM 데이터시트(HTML) 7 Page - Aeroflex Circuit Technology

Back Button R4430PCF10MCM Datasheet HTML 3Page - Aeroflex Circuit Technology R4430PCF10MCM Datasheet HTML 4Page - Aeroflex Circuit Technology R4430PCF10MCM Datasheet HTML 5Page - Aeroflex Circuit Technology R4430PCF10MCM Datasheet HTML 6Page - Aeroflex Circuit Technology R4430PCF10MCM Datasheet HTML 7Page - Aeroflex Circuit Technology R4430PCF10MCM Datasheet HTML 8Page - Aeroflex Circuit Technology R4430PCF10MCM Datasheet HTML 9Page - Aeroflex Circuit Technology R4430PCF10MCM Datasheet HTML 10Page - Aeroflex Circuit Technology R4430PCF10MCM Datasheet HTML 11Page - Aeroflex Circuit Technology  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
7
SCD4430 Rev A 11/18/96
Interrupt Interface Signals: These signals comprise the interface used by
external agents to interrupt the R4400 processor
Int(5:1)*
I
Interrupt
: Five of six general processor interrupts, bit-
wise ORed with bits 5:1 of the interrupt register. This
feature available on the R4400PC version only
Int0*
I
Interrupt:
One of six general processor interrupts, bit
wise ORed with bit 0 of the interrupt register
NMI*
I
Nonmaskable interrupt
: Nonmaskable interrupt ORed
with bit 6 of the interrupt register
Initialization Interface: These signals comprise the interface by which an
external agent initializes the R4400 operating parameters.
ColdReset*
I
Cold Reset:
This signal must be asserted for a power on
reset or a cold reset. The clocks SClock, TClock, and
RClock begin to cycle and are synchronized with the
de-assertion edge of ColdReset*. ColdReset must be de-
asserted synchronously with MasterOut.
ModeClock
O
Boot Mode Clock:
Serial boot-mode data clock output
at the system clock frequency divided by 256
ModeIn
I
Boot mode data in:
Serial boot-mode data input.
Reset*
I
Reset:
This signal must be asserted for any reset
sequence. It may be asserted synchronously or asyn-
chronously for a cold reset, or synchronously to initate
a warm reset. Reset must be de-asserted synchronously
with MasterOut.
VccOk
I
Vcc is OK:
When asserted, this signal tells the R4400
that the 3.3 Volt power supply has been above 3.15
Volts for more than 100 milliseconds & will remain sta-
ble . Assertion of VccOK starts initialization sequence.
256K/1M*
I
Cache size Select:
Must be connected to ground to
enable the full 1M Byte of cache. Cache size will be
256K if pin is left unconnected.
JTAG Interface Signals
JTDI
I
JTAG data in:
Data is serial, scanned in thru this pin
JTCK
I
JTAG clock input:
The processor outputs a serial clock
on JTCK. On the rising edge of JTCK, both JTDI and
JTMS are sampled.
JTDO
O
JTAG data out:
Data is serial, scanned out thru this pin
JTMS
I
JTAG:
JTAG command signal indicates that the incom-
ming serial data is command clear.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com