| 전자부품 데이터시트 검색엔진 |
|
LG1602AXB 데이터시트(PDF) 2 Page - Agere Systems |
|
|
|||||||||||||||||||||||||||||
LG1602AXB 데이터시트(HTML) 2 Page - Agere Systems |
|
2 / 10 page ![]() Data Sheet LG1602 Decision Circuit February 1999 2 Lucent Technologies Inc. Pin Information 12-3223(F).ar.2 Figure 2. Pin Diagram Table 1. Pin Descriptions Pin Symbol Name/Description 2V+CLK Clock Input. May be grounded, if not used. 3V–CLK Clock Input. May be grounded, if not used. 4VSS dc Supply Voltage. 5V–OUT Negative Data Output. ac couple or terminate with 50 Ω to GND. 6V+OUT Positive Data Output. ac couple or terminate with 50 Ω to GND. 9V–REF Data Negative Reference. Bypass to GND with 0.047 µF in series with 5 Ω. 10 V–IN Negative Data Input. ac couple with 0.047 µF. 11 V+IN Positive Data Input. ac couple with 0.047 µF. 12 V+REF Data Positive Reference. Bypass to GND with 0.047 µF in series with 5 Ω. 1, 15, 16, Package Back GND Ground. For optimum performance, package back should contact board ground plane. 7, 8, 13, 14 NC No Connection. GND VSS 1 2 3 4 V+REF 12 11 10 9 16 15 14 13 GND GND NC 567 8 V–OUT V+OUT NC V+IN V–IN V–REF NC NC V+CLK V–CLK |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |