OR3TP12 datasheet(78/128 Pages) AGERE

78 / 128 page

ORCA OR3TP12 FPSC

Data Sheet

Embedded Master/Target PCI Interface

March 2000

Lucent Technologies Inc.

PCI Bus Core Target Controller Detailed Description (continued)

The read data phase will follow, by deassertion of taenn, assertion of Target read data enable (trdataenn). trda-

taenn can only be asserted while tr_fulln is deasserted, indicated that space is available in the read data FIFOs.

While trdataenn is asserted, the FPGA application will transfer Target read data on bus datafmfpga to the read

data FIFOs. The FPGA application is informed when the last component of the data phase is need when trlast-

cycn is asserted. In a burst access, this is during the last data phase. Assuming this is a burst access, (datatofp-

gax[1] = 1 during command/address phase), trlastcycn is deasserted during the read data phase except for the

last data of the read data phase. After receiving trlastcycn at the end of the data phase, trdataenn must be deas-

serted by the FPGA application. trlastcycn can only be asserted when trdataenn is asserted. See Read Data

Transfer section for details on trlastcycn.

For quad-port mode (Figure 32), the address data is transferred on the bus twdata in 16-bit segments. The

address will be split into two 16-bits components with the LSB being transferred first. A burst operation and dual-

address indication accompanies the address on twdata[17] and twdata[16] respectively. Assuming a BAR size

greater than 16 bits, the address phase will require two clock cycles for a 32-bit address, and twlastcycn will be

asserted on the final or MSB component of the address. The data phase will also require two clock cycles to trans-

fer every 32-bit read data word across the 16-bit bus trdata from the FPGA application. trlastcycn will be deas-

serted for all 16-bit components of the read data phase, except for the final 16-bit component where it is asserted.

5-7550(F)

Figure 33. Target Memory Burst Read, Nondelayed (PCI Bus, 32-Bit)

Tn0

Tn1

Tn2

Tn3

Tn4

ADDRESS

MEM RD

BE0

BE1

BE2

BE3

clk

framen

c_ben

irdyn

devseln

trdyn

stopn

OR3TP12 데이터시트(PDF) 78 Page - Agere Systems

OR3TP12 데이터시트(HTML) 78 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL