OR3C55 datasheet(49/210 Pages) AGERE

49 / 210 page

Lucent Technologies Inc.

Data Sheet

June 1999

ORCA Series 3C and 3T FPGAs

High-Level Routing Resources (continued)

PIC Interquad (MID) Routing

There is also connectivity between the PICs in each

quadrant, as well as a clock control (CLKCNTRL) mod-

ule (discussed in the Special Function Blocks section)

between the PIC routing and the interquad routing.

These blocks are called LMID (left), TMID (top), RMID

(right), and BMID (bottom). The TMID routing is shown

in Figure 30. As with the hIQ and vIQ blocks, the only

connectivity to the PIC routing is to the global pxH and

px5 segments.

The pxH segments from the one quadrant can be con-

nected through a CIP to its counterpart in the opposite

quadrant, providing a path that spans the array of

PICs. Since a passive CIP is used to connect the two

pxH segments, a 3-state signal can be routed on the

two pxH segments in the opposite quadrants, and then

connected through this CIP. As with the hIQ and vIQ

blocks, CIPs and buffers allow nibble-wide connections

between the interquad segments, the xH segments,

and the x5 segments.

5-5822(F)

Figure 30. Top (TMID) Routing

EXPRESSCLK RIGHT

PIC LOCAL CLOCKS

pxL[9:0]

pxH[7:0]

px5[9:0]

px1[4:0]

pSW[7:4]

pSW[3:0]

pSW[7:4]

pSW[3:0]

px2[4:0]

in2[A:D] FROM LEFT

in[A:D] FROM RIGHT

CORNER ExpressCLK

FROM RIGHT

FROM LEFT

EXPRESSCLK LEFT

SHUTOFF

OR3C55 데이터시트(PDF) 49 Page - Agere Systems

OR3C55 데이터시트(HTML) 49 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL