OR4E2 datasheet(7/124 Pages) AGERE

7 / 124 page

Preliminary Data Sheet

December 2000

Lucent Technologies Inc.

ORCA Series 4 FPGAs

Product Description (continued)

5-7536 (F)a

Figure 1. Series 4 Top-Level Diagram

EMBEDDED

SYSTEM BUS

PLC

MICROPROCESSOR

INTERFACE (MPI)

PFU

SLIC

FPGA/SYSTEM

BUS INTERFACE

PLLs

EMBEDDED

BLOCK RAM

HIGH-SPEED I/Os

CLOCK PINS

PIO

Programmable Logic Cells

The PLCs are arranged in an array of rows and col-

umns. The location of a PLC is indicated by its row and

column so that a PLC in the second row and the third

column is R2C3. The array of actual PLCs for every

device begins with R3C2 in all Series 4 generic

FPGAs.

The PLC consists of a PFU, SLIC, and routing

resources. Each PFU within a PLC contains eight

4-input (16-bit) LUTs, eight latches/FFs, and one addi-

tional FF that may be used independently or with arith-

metic functions. The PFU is the main logic element of

the PLC, containing elements for both combinatorial

and sequential logic. Combinatorial logic is done in

LUTs located in the PFU. The PFU can be used in dif-

ferent modes to meet different logic requirements. The

LUTs twin-quad architecture provides a configurable

medium-/large-grain architecture that can be used to

implement from one to eight independent combinatorial

logic functions or a large number of complex logic func-

tions using multiple LUTs. The flexibility of the LUT to

handle wide input functions, as well as multiple smaller

input functions, maximizes the gate count per PFU

while increasing system speed.

OR4E2 데이터시트(PDF) 7 Page - Agere Systems

OR4E2 데이터시트(HTML) 7 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL