| 전자부품 데이터시트 검색엔진 |
|
MPC930 데이터시트(PDF) 2 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC930 데이터시트(HTML) 2 Page - Motorola, Inc |
|
2 / 14 page ![]() MPC930 MPC931 MOTOROLA TIMING SOLUTIONS BR1333 — Rev 6 2 ÷2 ÷4 ÷2 ÷4 ÷4 ÷6 FUNCTION TABLES TCLK_Sel Reference 0 1 xtal (PECL_CLK) TCLK PLL_En PLL Status 0 1 Test Mode PLL Enabled ExtFB_Sel Reference 0 1 Int. ÷8 Ext_FB GNDO Qa1 Qa0 VCCO Div_Sela Div_Selb Div_Selc NC GNDO Qc1 Qc0 VCCO Ext_FB Shut_Dn1 Shut_Dn0 NC 25 26 27 28 29 30 31 32 15 14 13 12 11 10 9 12 345678 24 23 22 21 20 19 18 17 16 MPC930/ MPC931 Power_Dn PLL Status 0 1 VCO/1 VCO/2 Div_Sela,b,c 0 1 Qa Qb Qc Shut_Dn1 0 0 1 1 Div_Seln Qb & Qc Low, Qa Toggle Qa & Qb Low, Qc Toggle Qb Low, Qa & Qc Toggle All Toggle Shut_Dn0 0 1 0 1 Figure 1. 32–Lead Pinout (Top View) Figure 2. Logic Diagram POWER–ON RESET VCO PHASE DETECTOR LPF ÷8 MR/Tristate xtal OSC Shut_Dn1 Shut_Dn0 xtal2 xtal1 PLL_En Qa0 Qb0 Qb1 Power_Dn ÷2/÷4 ÷2/÷4 ÷4/÷6 Qc0 Qc1 DISABLE LOGIC Div_Selb Div_Sela Qa1 TCLK TCLK_Sel Ext_FB ExtFB_Sel Div_Selc MPC930 PECL_CLK PECL_CLK MPC931 MR/Tristate PLL Status 0 1 Disabled Enabled (Pullup) (Pullup) (Pulldown) (Pullup) (Pullup) (Pulldown) (Pulldown) (Pulldown) (Pullup) (Pullup) (Pulldown) (Pullup) (Pullup) (None) ÷2 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |