WM8731SEDSSLASHRV datasheet(36/65 Pages) WOLFSON

36 / 65 page

WM8731 / WM8731L

Production Data

PD, Rev 4.9, October 2012

DIGITAL AUDIO INTERFACES

WM8731/L may be operated in either one of the 4 offered audio interface modes. These are:



Right justified



Left justified



DSP mode

All four of these modes are MSB first and operate with data 16 to 32 bits.

Note that 32 bit data is not supported in right justified mode.

The digital audio interface takes the data from the internal ADC digital filter and places it on the

ADCDAT output. ADCDAT is the formatted digital audio data stream output from the ADC digital

filters with left and right channels multiplexed together. ADCLRC is an alignment clock that controls

whether Left or Right channel data is present on the ADCDAT lines. ADCDAT and ADCLRC are

synchronous with the BCLK signal with each data bit transition signified by a BCLK high to low

transition. BCLK maybe an input or an output dependent on whether the device is in master or slave

mode. Refer to the MASTER/SLAVE OPERATION section

The digital audio interface also receives the digital audio data for the internal DAC digital filters on the

DACDAT input. DACDAT is the formatted digital audio data stream output to the DAC digital filters

with left and right channels multiplexed together. DACLRC is an alignment clock that controls whether

Left or Right channel data is present on DACDAT. DACDAT and DACLRC are synchronous with the

BCLK signal with each data bit transition signified by a BCLK high to low transition. DACDAT is

always an input. BCLK and DACLRC are either outputs or inputs depending whether the device is in

master or slave mode. Refer to the MASTER/SLAVE OPERATION section

There are four digital audio interface formats accommodated by the WM8731/L. These are shown in

the figures below. Refer to the Electrical Characteristic section for timing information.

Left Justified mode is where the MSB is available on the first rising edge of BCLK following a ADCLR

or DACLRC transition.

LEFT CHANNEL

RIGHT CHANNEL

DACLRC/

ADCLRC

BCLK

DACDAT/

ADCDAT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 26 Left Justified Mode

2S mode is where the MSB is available on the 2nd rising edge of BCLK following a DACLRC or

ADCLRC transition.

WM8731SEDS/RV 데이터시트(PDF) 36 Page - Wolfson Microelectronics plc

WM8731SEDS/RV 데이터시트(HTML) 36 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

데이터시트 다운로드

링크 URL