| 전자부품 데이터시트 검색엔진 |
|
MPC7448 데이터시트(PDF) 38 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC7448 데이터시트(HTML) 38 Page - Freescale Semiconductor, Inc |
|
38 / 60 page ![]() MPC7448 RISC Microprocessor Hardware Specifications, Rev. 4 38 Freescale Semiconductor System Design Information These requirements are shown graphically in Figure 16. Figure 16. MPC7448 Power Up Sequencing Requirements Certain stipulations also apply to the manner in which the power rails of the MPC7448 power down, as follows: •OVDD may ramp down any time before or after VDD. • The voltage at the SYSCLK input must not exceed VDD once VDD has ramped down below 0.9 V. • The voltage at the SYSCLK input must not exceed OVDD by more 20% during transients (see overshoot/undershoot specifications in Figure 2) or 0.3 V DC (see Table 2) at any time. AVDD VDD OVDD SYSCLK 0.9 V no restrictions between OVDD and VDD 0.9 V limit imposed by VDD if OVDD ramps up first limit imposed by OVDD if VDD ramps up first 100 μs (nominal) delay from VDD to AVDD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |