MCP3911A0-ESLASHML datasheet(35/72 Pages) MICROCHIP

35 / 72 page

DS22286A-page 35

MCP3911

EQUATION 5-2:

SETTING TIME OF THE ADC AS A FUNCTION OF DMCLK PERIODS

The SINC1 filter following the SINC3 filter is only

enabled for the high OSR settings. This SINC1 filter

provides additional rejection at a low cost with little

modification to the -3 dB bandwidth. For 24-Bit Output

mode (WIDTH = 1), the output of the sinc filter is pad-

ded on the right with least significant zeros, up to 24

bits, for any resolution less than 24 bits. For 16-Bit Out-

put modes, the output of the sinc filter is rounded to the

closest 16-bit number, in order to conserve only 16-bit

words and to minimize truncation error.

The gain of the transfer function of this filter is 1 at each

multiple of DMCLK (typically 1 MHz) so a proper anti-

aliasing filter must be placed at the inputs. This will

attenuate the frequency content around DMCLK and

keep the desired accuracy over the baseband of the

converter. This anti-aliasing filter can be a simple, first-

order RC network with a sufficiently low time constant

to generate high rejection at DMCLK frequency

Any unsettled data is automatically discarded to avoid

data corruption. Each data ready pulse corresponds to

fully settled data at the output of the decimation filter.

The first data available at the output of the decimation

filter is present after the complete settling time of the fil-

ter (see Table 5-4). After the first data has been pro-

cessed, the delay between two data ready pulses is 1/

DRCLK. The data stream from input to output is

delayed by an amount equal to the settling time of the

filter (which is the group delay of the filter).

The achievable resolution, the -3 dB bandwidth and the

settling time at the output of the decimation filter (the

output of the ADC), is dependent on the OSR of each

sinc filter and is summarized with the following table:

SettlingTime DMC LKPerio ds

()

OSR

–

()

OSR

TABLE 5-4:

OVERSAMPLING RATIO AND SINC FILTER SETTLING TIME

OSR<2:0>

OSR3

OSR1

TOTAL OSR

RESOLUTION IN

BITS (NO MISSING

CODES)

SETTLING

TIME

-3 dB BANDWIDTH

96/DMCLK

0.26*DRCLK

192/DMCLK

0.26*DRCLK

128

384/DMCLK

0.26*DRCLK

256

768/DMCLK

0.26*DRCLK

512

1536/DMCLK

0.26*DRCLK

512

1024

2048/DMCLK

0.37*DRCLK

512

2048

3072/DMCLK

0.42*DRCLK

512

4096

5120/DMCLK

0.43*DRCLK

MCP3911A0-E/ML 데이터시트(PDF) 35 Page - Microchip Technology

MCP3911A0-E/ML 데이터시트(HTML) 35 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

데이터시트 다운로드

링크 URL