MCP6549 datasheet(17/44 Pages) MICROCHIP

17 / 44 page

DS21714G-page 17

MCP6546/6R/6U/7/8/9

EQUATION 4-1:

Using this simplified circuit, the trip voltage can be

calculated using the following equation:

EQUATION 4-2:

Figures 2-21 and 2-24 can be used to determine typi-

cal values for VOL. This voltage is dependent on the

output current IOL as shown in Figure 4-4. This current

can be determined using the equation below:

EQUATION 4-3:

VOH can be calculated using the equation below:

EQUATION 4-4:

As explained in Section 4.1 “Comparator Inputs”, it

is important to keep the non-inverting input below

VDD+0.3V when VPU > VDD.

4.5

Supply Bypass

With this family of comparators, the power supply pin

(VDD for single supply) should have a local bypass

capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm for good

edge-rate performance.

4.6

Capacitive Loads

Reasonable capacitive loads (e.g., logic gates) have

little impact on propagation delay (see Figure 2-27).

The supply current increases with increasing toggle

frequency

(Figure 2-30),

especially

with

higher

capacitive loads.

4.7

Battery Life

order

maximize

battery

life

portable

applications, use large resistors and small capacitive

loads. Avoid toggling the output more than necessary.

Do not use Chip Select (CS) too frequently, in order to

conserve power. Capacitive loads will draw additional

power at start-up.

4.8

PCB Surface Leakage

In applications where low input bias current is critical,

PCB (Printed Circuit Board) surface leakage effects

need to be considered. Surface leakage is caused by

humidity, dust or other contamination on the board.

Under low-humidity conditions, a typical resistance

between nearby traces is 1012

Ω. A 5V difference

would cause 5 pA of current to flow. This is greater

than the MCP6546/6R/6U/7/8/9 family’s bias current at

25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a

guard ring around sensitive pins (or traces). The guard

ring is biased at the same voltage as the sensitive pin.

An example of this type of layout is shown in

Figure 4-7.

FIGURE 4-7:

Example Guard Ring Layout

for Inverting Circuit.

For the Inverting Configuration (Figures 4-4 and

4-7):

Connect the guard ring to the non-inverting

input pin (VIN+). This biases the guard ring

to the same reference voltage as the

comparator (e.g., VDD/2 or ground).

Connect the inverting pin (VIN–) to the input

pad, without touching the guard ring.

2R3

-------------------

THL

----------------------------------------

⎝⎠

⎜⎟

⎛⎞

---------------------------------------

⎝⎠

⎛⎞

TLH

-----------------------

⎝⎠

⎜⎟

⎛⎞

----------------------

⎝⎠

⎛⎞

VTLH = trip voltage from low to high

VTHL = trip voltage from high to low

–

--------------------------

⎝⎠

⎛⎞

–

------------------------

⎝⎠

⎛⎞

–

()

---------------------------------------

⎝⎠

⎛⎞

Guard Ring

VIN-VIN+

MCP6549 데이터시트(PDF) 17 Page - Microchip Technology

MCP6549 데이터시트(HTML) 17 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

데이터시트 다운로드

링크 URL