Z8F0113 datasheet(46/245 Pages) ZILOG

46 / 245 page

PS024315-1011

P R E L I M I N A R Y

HALT Mode

Z8 Encore! XP® F0823 Series

Product Specification

HALT Mode

Executing the eZ8 CPU’s HALT instruction places the device into HALT Mode, which

powers down the CPU but leaves all other peripherals active. In HALT Mode, the operat-

ing characteristics are:

•

Primary oscillator is enabled and continues to operate

•

System clock is enabled and continues to operate

•

eZ8 CPU is stopped

•

Program counter stops incrementing

•

Watchdog Timer’s internal RC oscillator continues to operate

•

If enabled, the Watchdog Timer continues to operate

•

All other on-chip peripherals continue to operate



The eZ8 CPU can be brought out of HALT Mode by any of the following operations:

•

Interrupt

•

Watchdog Timer time-out (interrupt or reset)

•

Power-On Reset

•

Voltage Brown-Out reset

•

External RESET pin assertion



To minimize current in HALT Mode, all GPIO pins that are configured as inputs must be

driven to one of the supply rails (VCC or GND).

Peripheral-Level Power Control

In addition to the STOP and HALT modes, it is possible to disable each peripheral on each

of the Z8 Encore! XP F0823 Series devices. Disabling a given peripheral minimizes its

power consumption.

Power Control Register Definitions

The following sections describe the power control registers.

Power Control Register 0

Each bit of the following registers disables a peripheral block, either by gating its system

clock input or by removing power from the block.

Z8F0113 데이터시트(PDF) 46 Page - Zilog, Inc.

Z8F0113 데이터시트(HTML) 46 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL