| 전자부품 데이터시트 검색엔진 |
|
MPC875CVR133 데이터시트(PDF) 17 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC875CVR133 데이터시트(HTML) 17 Page - Freescale Semiconductor, Inc |
|
17 / 84 page ![]() MPC875/MPC870 PowerQUICC™ Hardware Specifications, Rev. 4 Freescale Semiconductor 17 Bus Signal Timing 11 Bus Signal Timing The maximum bus speed supported by the MPC875/MPC870 is 80 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC875/MPC870 used at 133 MHz must be configured for a 66 MHz bus). Table 8 shows the frequency ranges for standard part frequencies in 1:1 bus mode, and Table 9 shows the frequency ranges for standard part frequencies in 2:1 bus mode. Table 10 provides the bus operation timing for the MPC875/MPC870 at 33, 40, 66, and 80 MHz. The timing for the MPC875/MPC870 bus shown Table 10, assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays. CLKOUT assumes a 100-pF load maximum delay Table 8. Frequency Ranges for Standard Part Frequencies (1:1 Bus Mode) Part Frequency 66 MHz 80 MHz Min Max Min Max Core frequency 40 66.67 40 80 Bus frequency 40 66.67 40 80 Table 9. Frequency Ranges for Standard Part Frequencies (2:1 Bus Mode) Part Frequency 66 MHz 80 MHz 133 MHz Min Max Min Max Min Max Core frequency 40 66.67 40 80 40 133 Bus frequency 20 33.33 20 40 20 66 Table 10. Bus Operation Timings Num Characteristic 33 MHz 40 MHz 66 MHz 80 MHz Unit Min Max Min Max Min Max Min Max B1 Bus period (CLKOUT), see Table 8 ——— ———— — ns B1a EXTCLK to CLKOUT phase skew—If CLKOUT is an integer multiple of EXTCLK, then the rising edge of EXTCLK is aligned with the rising edge of CLKOUT. For a non-integer multiple of EXTCLK, this synchronization is lost, and the rising edges of EXTCLK and CLKOUT have a continuously varying phase skew. –2 +2 –2 +2 –2 +2 –2 +2 ns B1b CLKOUT frequency jitter peak-to-peak — 1 — 1 — 1 — 1 ns B1c Frequency jitter on EXTCLK — 0.50 — 0.50 — 0.50 — 0.50 % B1d CLKOUT phase jitter peak-to-peak for OSCLK ≥ 15 MHz —4 — 4 —4 — 4 ns CLKOUT phase jitter peak-to-peak for OSCLK < 15 MHz —5 — 5 —5 — 5 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |