전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F372VC 데이터시트(PDF) 100 Page - STMicroelectronics

부품명 STM32F372VC
상세설명  ARM Cortex-M4F 32b MCUFPU, up to 256KB Flash32KB SRAM timers
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F372VC 데이터시트(HTML) 100 Page - STMicroelectronics

Back Button STM32F372VC Datasheet HTML 96Page - STMicroelectronics STM32F372VC Datasheet HTML 97Page - STMicroelectronics STM32F372VC Datasheet HTML 98Page - STMicroelectronics STM32F372VC Datasheet HTML 99Page - STMicroelectronics STM32F372VC Datasheet HTML 100Page - STMicroelectronics STM32F372VC Datasheet HTML 101Page - STMicroelectronics STM32F372VC Datasheet HTML 102Page - STMicroelectronics STM32F372VC Datasheet HTML 103Page - STMicroelectronics STM32F372VC Datasheet HTML 104Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 128 page
background image
Electrical characteristics
STM32F37x
100/128
Doc ID 022691 Rev 3
Figure 31.
12-bit buffered /non-buffered DAC
1.
The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC_CR register.
Offset(3)
Offset error
(difference between
measured value at Code
(0x800) and the ideal value =
VREF+/2)
--
±10
mV
--
±3
LSB
Given for the DAC in 10-bit at VREF+
= 3.6 V
--
±12
LSB
Given for the DAC in 12-bit at VREF+
= 3.6 V
Gain
error(3)
Gain error
-
-
±0.5
%
Given for the DAC in 12bit
configuration
tSETTLING
(3)
Settling time (full scale: for a
10-bit input code transition
between the lowest and the
highest input codes when
DAC_OUT reaches final
value ±1LSB
-3
4
µs CLOAD  50 pF, RLOAD  5 k
Update
rate(3)
Max frequency for a correct
DAC_OUT change when
small variation in the input
code (from code i to i+1LSB)
--
1
MS/s CLOAD  50 pF, RLOAD  5 k
tWAKEUP
(3)
Wakeup time from off state
(Setting the ENx bit in the
DAC Control register)
-
6.5
10
µs
CLOAD  50 pF, RLOAD  5 k
input code between lowest and
highest possible ones.
PSRR+ (1)
Power supply rejection ratio
(to VDDA) (static DC
measurement
--67
-40
dB No RLOAD, CLOAD = 50 pF
1.
Guaranteed by design, not tested in production.
2.
Quiescent mode refers to the state of the DAC keeping a steady value on the output, so no dynamic consumption is
involved.
3.
Guaranteed by characterization, not tested in production.
Table 63.
DAC characteristics (continued)
Symbol
Parameter
Min
Typ
Max
Unit
Comments
R LOAD
C LOAD
Buffered/Non-buffered DAC
DACx_OUT
Buffer(1)
12-bit
digital to
analog
converter
ai17157



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com