 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ICS9LPRS436CKILF 데이터시트(PDF) 13 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ICS9LPRS436CKILF 데이터시트(HTML) 13 Page - Integrated Device Technology |
|
|
13 / 20 page  IDT® Low Power Clock for Intel Atom®-Based Systems 1561A — 06/01/10 ICS9LPRS436C Low Power Clock for Intel Atom ®-Based Systems 13 SMBus Table: Frequency Select Register Byte 0 Name Control Function Type 0 1 PWD Bit 7 Reserved 0 Bit 6 Reserved 0 Bit 5 Spread Enable Enables Spread for CPU/SRC/PCI outputs RW Off 0.5% down spread 0 Bit 4 FS4 Freq Select Bit 4 RW Latch Bit 3 FS3 Freq Select Bit 3 RW Latch Bit 2 FSLC Freq Select Bit 2 RW Latch Bit 1 FSLB Freq Select Bit 1 RW Latch Bit 0 FSLA Freq Select Bit 0 RW Latch SMBus Table: Output Control Register Byte 1 Name Control Function Type 0 1 PWD Bit 7 DOT96Mhz Output Enable RW Disable Enable 1 Bit 6 SATA/PCIe3 Output Enable RW Disable Enable 1 Bit 5 ITP/PCIe2 Output Enable RW Disable Enable 1 Bit 4 PCIe1 Output Enable RW Disable Enable 1 Bit 3 PCIe0 Output Enable RW Disable Enable 1 Bit 2 12.288MHz Output Enable (Disabling This output also disables the 12.288M PLL). RW Disable Enable 1 Bit 1 25MHz 25MHz free running during VDD Suspend (S-states). If this bit is set to 0, the XTAL OSC will also be powered down in the Suspend States) RW Does Not Run Runs 1 Bit 0 CPU PLL MN_EN CPU PLL M/N Enable RW Disable Enable 0 SMBus Table: Output Control Register Byte 2 Name Control Function Type 0 1 PWD Bit 7 USB_48MHz Output Enable RW Disable Enable 1 Bit 6 0 Bit 5 REF0 Output Enable RW Disable Enable 1 Bit 4 25MHz Output Enable RW Disable Enable 1 Bit 3 12_48MHz Output Enable RW Disable Enable 1 Bit 2 PCICLK_F0 Output Enable RW Disable Enable 1 Bit 1 PCICLK0 Output Enable RW Disable Enable 1 Bit 0 0 SMBus Table: Output Control Register Byte 3 Name Control Function Type 0 1 PWD Bit 7 CPUCLK1 Output Enable RW Disable Enable 1 Bit 6 CPUCLK0 Output Enable RW Disable Enable 1 Bit 5 PEREQ3# Control PCIEX1 is controlled RW Not Controlled Controlled 0 Bit 4 PEREQ3# Control PCIEX2 is controlled RW Not Controlled Controlled 0 Bit 3 PEREQ2# Control PCIEX1 is controlled RW Not Controlled Controlled 0 Bit 2 PEREQ2# Control SATACLK is controlled RW Not Controlled Controlled 0 Bit 1 PEREQ1# Control PCIEX0 is controlled RW Not Controlled Controlled 0 Bit 0 PEREQ1# Control SATACLK is controlled RW Not Controlled Controlled 0 NOTE: Only 1 PEREQ at a time can be selected to control an output. Reserved Reserved See Table 1: CPU/SRC/PCI PLL Frequency Selection Table |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
