전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TLK10232 데이터시트(PDF) 17 Page - Texas Instruments

Click here to check the latest version.
부품명 TLK10232
상세설명  DUAL-CHANNEL XAUI/10GBASE-KR TRANSCEIVER WITH CROSSPOINT
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TLK10232 데이터시트(HTML) 17 Page - Texas Instruments

Back Button TLK10232 Datasheet HTML 13Page - Texas Instruments TLK10232 Datasheet HTML 14Page - Texas Instruments TLK10232 Datasheet HTML 15Page - Texas Instruments TLK10232 Datasheet HTML 16Page - Texas Instruments TLK10232 Datasheet HTML 17Page - Texas Instruments TLK10232 Datasheet HTML 18Page - Texas Instruments TLK10232 Datasheet HTML 19Page - Texas Instruments TLK10232 Datasheet HTML 20Page - Texas Instruments TLK10232 Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 102 page
background image
TLK10232
www.ti.com
SLLSEE1 – MAY 2013
The TLK10232 provides two pins: PRBSEN and PRBS_PASS, for additional control and monitoring of
PRBS pattern generation and verification. When PRBSEN is asserted high, the internal PRBS generator
and verifier circuits are enabled on both transmit and receive data paths on high speed and low speed
sides of all channels. PRBS 27-1 is selected by default, and can be changed through MDIO.
When PRBS test is enabled (PRBSEN=1):
•
PRBS_PASS = 1 indicates that PRBS pattern reception is error free.
•
PRBS_PASS = 0 indicates that a PRBS error is detected. The channel, the side (high speed or low
speed), and the lane (for low speed side) that this signal refers to is chosen through MDIO.
3.18 10GBASE-KR Latency
The latency through the TLK10232 in 10GBASE-KR mode is as shown in Figure 3-5. Note that the latency
ranges shown indicate static rather than dynamic latency variance, i.e., the range of possible latencies
when the serial link is initially established. During normal operation, the latency through the device is fixed.
Figure 3-5. 10GBASE-KR Mode Latency Per Block
Copyright © 2013, Texas Instruments Incorporated
1GBASE-KX MODE FUNCTIONAL DESCRIPTION
17
Submit Documentation Feedback
Product Folder Links: TLK10232



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com