STM32F030x4 datasheet(71/88 Pages) STMICROELECTRONICS

71 / 88 page

DocID024849 Rev 1

71/88

STM32F030x4 STM32F030x6 STM32F030x8

Electrical characteristics

Table 57. SPI characteristics

Symbol

Parameter

Conditions

Min

Max

Unit

fSCK

1/tc(SCK)

SPI clock frequency

Master mode

MHz

Slave mode

tr(SCK)

tf(SCK)

SPI clock rise and fall

time

Capacitive load: C = 15 pF

tsu(NSS)

(1)

NSS setup time

Slave mode

4Tpclk

th(NSS)

(1)

NSS hold time

Slave mode

2Tpclk + 10

tw(SCKH)

(1)

tw(SCKL)

(1)

SCK high and low time

Master mode, fPCLK = 36 MHz,

presc = 4

Tpclk/2 -2

Tpclk/2 + 1

tsu(MI)

(1)

tsu(SI)

(1)

Data input setup time

Master mode

Slave mode

th(MI)

(1)

Data input hold time

Master mode

th(SI)

(1)

Slave mode

ta(SO)

(1)(2)

Data output access time

Slave mode, fPCLK = 20 MHz

3Tpclk

tdis(SO)

(1)(3)

Data output disable time

Slave mode

tv(SO)

(1)

Data output valid time

Slave mode (after enable edge)

22.5

tv(MO)

(1)

Data output valid time

Master mode (after enable edge)

th(SO)

(1)

Data output hold time

Slave mode (after enable edge)

11.5

th(MO)

(1)

Master mode (after enable edge)

DuCy(SCK)

SPI slave input clock

duty cycle

Slave mode

1. Data based on characterization results, not tested in production.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the

data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the

data in Hi-Z

STM32F030x4 데이터시트(PDF) 71 Page - STMicroelectronics

STM32F030x4 데이터시트(HTML) 71 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

데이터시트 다운로드

링크 URL