전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FST16232 데이터시트(PDF) 4 Page - Fairchild Semiconductor

부품명 FST16232
상세설명  Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FAIRCHILD [Fairchild Semiconductor]
홈페이지  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FST16232 데이터시트(HTML) 4 Page - Fairchild Semiconductor

  FST16232 Datasheet HTML 1Page - Fairchild Semiconductor FST16232 Datasheet HTML 2Page - Fairchild Semiconductor FST16232 Datasheet HTML 3Page - Fairchild Semiconductor FST16232 Datasheet HTML 4Page - Fairchild Semiconductor FST16232 Datasheet HTML 5Page - Fairchild Semiconductor FST16232 Datasheet HTML 6Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 4 / 6 page
background image
www.fairchildsemi.com
4
AC Electrical Characteristics
Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On
resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).
Capacitance (Note 7)
Note 7: TA = +25°C, f = 1 MHz, Capacitance is characterized but not tested.
AC Loading and Waveforms
Note: Input driven by 50
Ω source terminated in 50 Ω
Note: CL includes load and stray capacitance
Note: Input PRR
= 1.0 MHz, t
W = 500 ns
FIGURE 1. AC Test Circuit
FIGURE 2. AC Waveforms
Symbol
Parameter
TA = −40 °C to +85 °C,
Units
Conditions
Figure
No.
CL = 50pF, RU = RD = 500Ω
VCC = 4.5 – 5.5V
VCC = 4.0V
Min
Max
Min
Max
fMAX
Maximum Clock Frequency
150
150
MHz
VI = OPEN
Figure 1
Figure 2
tPHL, tPLH
Prop Delay Bus to Bus (Note 6)
0.25
0.25
ns
VI = OPEN
Figure 1
Figure 2
tPHL, tPLH
Prop Delay CLK to B or A
2.0
6.3
6.0
ns
VI = OPEN
Figure 1
Figure 2
tPZH, tPZL
Output Enable Time
1.7
8.5
9.0
ns
VI = 7V for tPZL,
Figure 1
Figure 2
CLK to A
= B
1 = B2
VI = OPEN for tPZH
Output Enable Time
2.0
6.5
6.5
ns
VI = 7V for tPZL,
Figure 1
Figure 2
CLK to A or B1 or B2
VI = OPEN for tPZH
tPHZ, tPLZ
Output Disable Time
1.0
8.5
9.0
ns
VI = 7V for tPLZ,
Figure 1
Figure 2
CLK to A or B
VI = OPEN for tPHZ
tS
Setup Time S1, S0 before CLK ↑
2.5
2.8
ns
Figure 1
Figure 2
Setup Time CLKEN before CLK
↑
1.8
2.0
tH
Hold Time S1, S0 after CLK ↑
1.0
1.0
ns
Figure 1
Figure 2
Hold Time CLKEN after CLK
↑
1.5
1.5
tW
Pulse Width
3.1
3.1
ns
Clock HIGH or LOW
Figure 1
Figure 2
Symbol
Parameter
Typ
Max
Units
Conditions
CIN
Control pin Input Capacitance
4
pF
VCC = 5.0V
CI/O
Input/Output Capacitance
7
pF
VCC = 5.0V, S0, S1 = 0V



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com