전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7276ARMZ 데이터시트(PDF) 10 Page - Analog Devices

부품명 AD7276ARMZ
상세설명  3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7276ARMZ 데이터시트(HTML) 10 Page - Analog Devices

Back Button AD7276ARMZ Datasheet HTML 6Page - Analog Devices AD7276ARMZ Datasheet HTML 7Page - Analog Devices AD7276ARMZ Datasheet HTML 8Page - Analog Devices AD7276ARMZ Datasheet HTML 9Page - Analog Devices AD7276ARMZ Datasheet HTML 10Page - Analog Devices AD7276ARMZ Datasheet HTML 11Page - Analog Devices AD7276ARMZ Datasheet HTML 12Page - Analog Devices AD7276ARMZ Datasheet HTML 13Page - Analog Devices AD7276ARMZ Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 28 page
background image
AD7276/AD7277/AD7278
Rev. C | Page 10 of 28
TIMING EXAMPLES
For the AD7276, if CS is brought high during the 14
th SCLK rising
edge after the two leading zeros and 12 bits of the conversion
have been provided, the part can achieve the fastest throughput
rate, 3 MSPS. If CS is brought high during the 16
th SCLK rising
edge after the two leading zeros and 12 bits of the conversion
and two trailing zeros have been provided, a throughput rate of
2.97 MSPS is achievable. This is illustrated in the following two
timing examples.
Timing Example 1
In Figure 6, using a 14 SCLK cycle, fSCLK = 48 MHz and the
throughput is 3 MSPS. This produces a cycle time of t2 +
12.5(1/fSCLK) + tACQ = 333 ns, where t2 = 6 ns minimum and
tACQ = 67 ns.
This satisfies the requirement of 60 ns for tACQ. Figure 6 also
shows that tACQ comprises 0.5(1/fSCLK) + t8 + tQUIET, where
t8 = 14 ns max. This allows a value of 43 ns for tQUIET, satisfying
the minimum requirement of 4 ns.
Timing Example 2
The example in Figure 7 uses a 16 SCLK cycle, fSCLK = 48 MHz,
and the throughput is 2.97 MSPS. This produces a cycle time of
t2 + 12.5(1/fSCLK) + tACQ = 336 ns, where t2 = 6 ns minimum and
tACQ = 70 ns. Figure 7 shows that tACQ comprises 2.5(1/fSCLK) + t8 +
tQUIET, where t8 = 14 ns max. This satisfies the minimum
requirement of 4 ns for tQUIET.
1
2
34
5
1314
15
16
SCLK
SDATA
THREE-STATE
THREE-
STATE
2 LEADING
ZEROS
2 TRAILING
ZEROS
B
CS
t3
tCONVERT
t2
ZERO
Z
DB11
DB10
DB9
DB1
DB0
ZERO
ZERO
t6
t5
t8
t1
tQUIET
1/THROUGHPUT
t4
t7
Figure 5. AD7276 Serial Interface Timing Diagram
tQUIET
tCONVERT
1/THROUGHPUT
CS
15
13
t4
234
t5
t3
t2
t6
t7
t9
14
B
t1
SCLK
SDATA
THREE-STATE
THREE-
STATE
2 LEADING
ZEROS
ZZERO
DB11
DB10
DB9
DB1
DB0
Figure 6. AD7276 Serial Interface Timing 14 SCLK Cycle
123
4
5
13
12
14
15
16
SCLK
B
CS
tCONVERT
t2
t8
t1
tQUIET
1/THROUGHPUT
12.5(1/fSCLK)
tACQUISITION
Figure 7. AD7276 Serial Interface Timing 16 SCLK Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com