전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM8AF528A 데이터시트(PDF) 78 Page - STMicroelectronics

부품명 STM8AF528A
상세설명  Automotive 8-bit MCU, with up to 128 Kbytes Flash, data EEPROM
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8AF528A 데이터시트(HTML) 78 Page - STMicroelectronics

Back Button STM8AF528A Datasheet HTML 74Page - STMicroelectronics STM8AF528A Datasheet HTML 75Page - STMicroelectronics STM8AF528A Datasheet HTML 76Page - STMicroelectronics STM8AF528A Datasheet HTML 77Page - STMicroelectronics STM8AF528A Datasheet HTML 78Page - STMicroelectronics STM8AF528A Datasheet HTML 79Page - STMicroelectronics STM8AF528A Datasheet HTML 80Page - STMicroelectronics STM8AF528A Datasheet HTML 81Page - STMicroelectronics STM8AF528A Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 110 page
background image
Electrical characteristics
STM8AF52/62xx, STM8AF51/61xx
78/110
Doc ID 14395 Rev 9
10.3.9
SPI interface
Unless otherwise specified, the parameters given in Table 43 are derived from tests
performed under ambient temperature, fMASTER frequency, and VDD supply voltage
conditions. tMASTER = 1/fMASTER.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (NSS, SCK, MOSI, MISO).
Table 43.
SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
0
10
MHz
Slave mode
VDD < 4.5 V
0
6(1)
VDD = 4.5 V to 5.5 V
0
8(1)
tr(SCK)
tf(SCK)
SPI clock rise and fall time Capacitive load: C = 30 pF
25(2)
ns
tsu(NSS)
(3)
NSS setup time
Slave mode
4 * tMASTER
th(NSS)
(3)
NSS hold time
Slave mode
70
tw(SCKH)
(3)
tw(SCKL)
(3)
SCK high and low time
Master mode
tSCK/2 - 15
tSCK/2 + 15
tw(SCKH)
(3)
tw(SCKL)
(3)
tsu(MI)
(3)
tsu(SI)
(3)
Data input setup time
Master mode
5
Slave mode
5
th(MI)
(3)
th(SI)
(3)
Data input hold time
Master mode
7
Slave mode
10
ta(SO)
(3)(4)
Data output access time
Slave mode
3* tMASTER
tdis(SO)
(3)(5) Data output disable time
Slave mode
25
tv(SO)
(3)
Data output valid time
Slave mode
(after enable edge)
VDD < 4.5 V
75
VDD = 4.5 V to 5.5 V
53
tv(MO)
(3)
Data output valid time
Master mode (after enable edge)
30
th(SO)
(3)
Data output hold time
Slave mode (after enable edge)
31
th(MO)
(3)
Master mode (after enable edge)
12
1.
fSCK < fMASTER/2.
2.
The pad has to be configured accordingly (fast mode).
3.
Values based on design simulation and/or characterization results, and not tested in production.
4.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
5.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com