| 전자부품 데이터시트 검색엔진 |
|
L6566BH 데이터시트(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6566BH 데이터시트(HTML) 25 Page - STMicroelectronics |
|
25 / 51 page ![]() L6566BH Application information Doc ID 16610 Rev 2 25/51 Ideally, the voltage generated by the self-supply winding and the output voltage should be given by the relation between the Naux/Ns turn ratio only. Actually, numerous non-idealities, mainly transformer parasites, cause the actual ratio to deviate from the ideal one. Line regulation is quite good, in the range of ± 2%, whereas load regulation is about ± 5% and output voltage tolerance is in the range of ± 10%. The dynamics of the pin are in the 2.5 to 5 V range. The voltage at the pin is clamped downwards at about 2 V. If the clamp is externally overridden and the voltage on the pin is pulled below 1.4 V, the L6566BH shuts down. This condition is latched as long as the device is supplied. While the device is disabled, however, no energy is coming from the self-supply circuit, therefore the voltage on the Vcc capacitor decays and crosses the UVLO threshold after some time, which clears the latch and lets the HV generator restart. This function is intended for an externally controlled burst-mode operation at light load with a reduced output voltage, a technique typically used in multi-output SMPS, such as those for TVs or monitors (see the timing diagram Figure 15). Figure 15. Externally controlled burst-mode operation by driving the COMP pin: timing diagram 5.6 PWM comparator, PWM latch and voltage feedforward blocks The PWM comparator senses the voltage across the current sense resistor Rs and, by comparing it to the programming signal delivered by the feedforward block, determines the exact time when the external MOSFET is to be switched off. Its output resets the PWM latch, previously set by the oscillator or the ZCD triggering block, which asserts the gate driver output low. The use of PWM latch avoids spurious switching of the MOSFET that may result from the noise generated (“double-pulse suppression”). AM11491v1 Vcc (pin 5) GD (pin 4) Vcc_OK VccON VccOFF Vccrestart Icharge 0.85 mA Standby is commanded here t t t t t COMP (pin 9) t Vout |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |