| 전자부품 데이터시트 검색엔진 |
|
STA2058EXATR 데이터시트(PDF) 15 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA2058EXATR 데이터시트(HTML) 15 Page - STMicroelectronics |
|
15 / 20 page ![]() STA2058 Electrical characteristic 15/20 4.7 PLL electrical characteristics V33 = 3.3 ± 10 %, V33IOPLL= 3.3 ± 10 %, TA = -40 / 85 °C unless otherwise specified. 4.8 LVD electrical characteristics V33 = 3.3 ± 10 %, TA = -40 / 85 °C unless otherwise specified. ZIN Input impedance FMod = 2 MHz 1 M Ω CIN Input capacitance 5 pF IADC Power consumption TA=27 °C 2.5 3.0 mA ISTBY Standby power consumption TA=27 °C 1 µA Table 11. ADC electrical characteristics (continued) Symbol Parameter Test conditions Value Unit Min Typ Max Table 12. PLL electrical characteristics Symbol Parameter Test conditions Value Unit Min Typ Max TPLL1 PLL reference clock FREF_RANGE=0 1.5 3.0 MHz TPLL2 PLL reference clock FREF_RANGE=1 MX[1:0]=’00’ or ‘01’ 3.0 8.25 MHz TPLL3 PLL reference clock FREF_RANGE=1 MX[1:0]=’10’ or ‘11’ 3.0 6 MHz TLOCK PLL lock time FREF_RANGE=0 Stable Input Clock Stable V33IOPLL, V18 300 µs TLOCK PLL lock time FREF_RANGE=1 Stable Input Clock Stable V33IOPLL, V18 600 µs ΔT JITTER PLL jitter (peak to peak) TPLL = 4 MHz, MX[1:0]=’11’ Global Output division=32 (Output Clock=2 MHz) 0.7 2 ns Table 13. LVD electrical characteristics Symbol Parameter Test conditions Value Unit Min Typ Max TLVD LVD Threshold Main and LP LVD’s 1.3 V ΔVVLPREG - T LVD Main regulator off 50 mV |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |