전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F100C 데이터시트(PDF) 78 Page - STMicroelectronics

부품명 STM32F100C
상세설명  High-density value line, advanced ARM-based 32-bit MCU with 256 to 512 KB Flash, 16 timers, ADC, DAC & 11 comm interfaces
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F100C 데이터시트(HTML) 78 Page - STMicroelectronics

Back Button STM32F100C Datasheet HTML 74Page - STMicroelectronics STM32F100C Datasheet HTML 75Page - STMicroelectronics STM32F100C Datasheet HTML 76Page - STMicroelectronics STM32F100C Datasheet HTML 77Page - STMicroelectronics STM32F100C Datasheet HTML 78Page - STMicroelectronics STM32F100C Datasheet HTML 79Page - STMicroelectronics STM32F100C Datasheet HTML 80Page - STMicroelectronics STM32F100C Datasheet HTML 81Page - STMicroelectronics STM32F100C Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 98 page
background image
Electrical characteristics
STM32F100xC, STM32F100xD, STM32F100xE
78/98
Doc ID 15081 Rev 7
SPI interface characteristics
Unless otherwise specified, the parameters given in Table 50 are preliminary values derived
from tests performed under the ambient temperature, fPCLKx frequency and VDD supply
voltage conditions summarized in Table 9.
Refer to Section 5.3.13: I/O current injection characteristics for more details on the
input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
Table 50.
SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
12
MHz
Slave mode
12
tr(SCK)
tf(SCK)
SPI clock rise and fall
time
Capacitive load: C = 30 pF
8
ns
DuCy(SCK)
SPI slave input clock
duty cycle
Slave mode
30
70
%
tsu(NSS)
(1)
1.
Preliminary values.
NSS setup time
Slave mode
4tPCLK
ns
th(NSS)
(1)
NSS hold time
Slave mode
2tPCLK
tw(SCKH)
(1)
tw(SCKL)
(1)
SCK high and low time
Master mode, fPCLK = 24 MHz,
presc = 4
50
60
tsu(MI)
(1)
tsu(SI)
(1)
Data input setup time
Master mode
5
Slave mode
5
th(MI)
(1)
Data input hold time
Master mode
5
th(SI)
(1)
Slave mode
4
ta(SO)
(1)(2)
2.
Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
the data.
Data output access time Slave mode, fPCLK = 24 MHz
0
3tPCLK
tdis(SO)
(1)(3)
3.
Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
the data in Hi-Z
Data output disable time Slave mode
2
10
tv(SO)
(1)
Data output valid time
Slave mode (after enable edge)
25
tv(MO)
(1)
Data output valid time
Master mode (after enable
edge)
5
th(SO)
(1)
Data output hold time
Slave mode (after enable edge)
15
th(MO)
(1)
Master mode (after enable
edge)
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com