| 전자부품 데이터시트 검색엔진 |
|
SL40307A-R19KHF 데이터시트(PDF) 19 Page - International Rectifier |
|
|
|||||||||||||||||||||||||||||
SL40307A-R19KHF 데이터시트(HTML) 19 Page - International Rectifier |
|
19 / 53 page ![]() IR3846 19 www.irf.com © 2013 International Rectifier August 01, 2013 Vcc PVin=Vin Intl_SS EN > 1.2V Vp > 1.0V Vo Figure 5: Recommended startup for Normal operation Vcc PVin=Vin Intl_SS EN > 1.2V Vp Vo Figure 6: Recommended startup for sequencing operation (ratiometric or simultaneous) Vcc PVin=Vin Vp VDDQ Vref 0V Vo EN > 1.2V VDDQ/2 VTT Tracking Figure 7: Recommended startup for memory tracking operation (Vtt-DDR) Figure 5 shows the recommended startup sequence for the normal (non-tracking, non-sequencing) operation of IR3846, when Enable is used as a logic input. In this operating mode Vref is left floating. Figure 6 shows the recommended startup sequence for sequenced operation of IR3846 with Enable used as logic input. Figure 7 shows the recommended startup sequence for tracking operation of IR3846 with Enable used as logic input. For this mode of operation, Vref should be connected to LGND. PRE-BIAS STARTUP IR3846 is able to start up into pre-charged output, which prevents oscillation and disturbances of the output voltage. The output starts in asynchronous fashion and keeps the synchronous MOSFET (Sync FET) off until the first gate signal for control MOSFET (Ctrl FET) is generated. Figure 8 shows a typical Pre-Bias condition at start up. The sync FET always starts with a narrow pulse width (12.5% of a switching period) and gradually increases its duty cycle with a step of 12.5% until it reaches the steady state value. The number of these startup pulses for each step is 16 and it’s internally programmed. Figure 9 shows the series of 16x8 startup pulses. Vo [V] [Time] Pre-Bias Voltage Figure 8: Pre-Bias startup ... ... ... HDRv ... ... ... 16 End of PB LDRv 12.5% 25% 87.5% 16 ... ... ... ... Figure 9: Pre-Bias startup pulses SOFT-START IR3846 has an internal digital soft-start to control the output voltage rise and to limit the current surge at the start-up. To ensure correct start-up, the soft-start sequence initiates when the Enable and VCC rise |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |