AD5933 datasheet(13/40 Pages) AD

13 / 40 page

Data Sheet

AD5933

Rev. E | Page 13 of 40

SYSTEM DESCRIPTION

ADC

(12 BITS)

VDD/2

DDS

CORE

(27 BITS)

DAC

Z(ω)

I2C

INTERFACE

IMAGINARY

REAL

MAC CORE

(1024 DFT)

LPF

SCL

SDA

MCLK

ROUT

VOUT

AD5933

RFB

VIN

PROGRAMMABLE

GAIN AMPLIFIER

×5

×1

WINDOWING

OF DATA

COS

SIN

MICROCONTROLLER

MCLK

TEMPERATURE

SENSOR

OSCILLATOR

Figure 17. Block Overview

The AD5933 is a high precision impedance converter system

solution that combines an on-board frequency generator with a

12-bit, 1 MSPS ADC. The frequency generator allows an external

complex impedance to be excited with a known frequency. The

response signal from the impedance is sampled by the on-board

ADC and DFT processed by an on-board DSP engine. The DFT

algorithm returns both a real (R) and imaginary (I) data-word at

each frequency point along the sweep. The impedance magnitude

and phase are easily calculated using the following equations:

Magnitude

Phase = tan−1(I/R)

To characterize an impedance profile Z(ω), generally a frequency

sweep is required, like that shown in Figure 18.

FREQUENCY

Figure 18. Impedance vs. Frequency Profile

The AD5933 permits the user to perform a frequency sweep with

a user-defined start frequency, frequency resolution, and number

of points in the sweep. In addition, the device allows the user to

program the peak-to-peak value of the output sinusoidal signal as

an excitation to the external unknown impedance connected

between the VOUT and VIN pins.

Table 5 gives the four possible output peak-to-peak voltages and

the corresponding dc bias levels for each range for 3.3 V. These

values are ratiometric with VDD. So for a 5 V supply

−

Range

for

Voltage

Excitation

Output

−

Range

for

Voltage

Bias

Output

Table 5. Voltage Levels Respective Bias Levels for 3.3 V

Range

Output Excitation

Voltage Amplitude

Output DC Bias Level

1.98 V p-p

1.48 V

0.97 V p-p

0.76 V

383 mV p-p

0.31 V

198 mV p-p

0.173 V

The excitation signal for the transmit stage is provided on-chip

using DDS techniques that permit subhertz resolution. The receive

stage receives the input signal current from the unknown impedance,

performs signal processing, and digitizes the result. The clock for

the DDS is generated from either an external reference clock,

which is provided by the user at MCLK, or by the internal

oscillator. The clock for the DDS is determined by the status of

Bit D3 in the control register (see Register Address 0x81 in the

AD5933 데이터시트(PDF) 13 Page - Analog Devices

AD5933 데이터시트(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

데이터시트 다운로드

링크 URL