| 전자부품 데이터시트 검색엔진 |
|
VNB10N07 데이터시트(PDF) 1 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VNB10N07 데이터시트(HTML) 1 Page - STMicroelectronics |
|
1 / 14 page ![]() VNB10N07/K10N07FM VNP10N07FI/VNV10N07 "OMNIFET": FULLY AUTOPROTECTED POWER MOSFET ® June 1998 BLOCK DIAGRAM ( ∗) TYPE Vclamp RDS(on) Ilim VNB10N07 VNK10N07FM VNP10N07FI VNV10N07 70 V 70 V 70 V 70 V 0.1 Ω 0.1 Ω 0.1 Ω 0.1 Ω 10 A 10 A 10 A 10 A s LINEAR CURRENT LIMITATION s THERMAL SHUT DOWN s SHORT CIRCUIT PROTECTION s INTEGRATED CLAMP s LOW CURRENT DRAWN FROM INPUT PIN s DIAGNOSTIC FEEDBACK THROUGH INPUT PIN s ESD PROTECTION s DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING) s COMPATIBLE WITH STANDARD POWER MOSFET DESCRIPTION The VNB10N07, VNK10N07FM, VNP10N07FI and VNV10N07 are monolithic devices made using STMicroelectronics VIPower M0 Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear current limitation and overvoltage clamp protect the chip in harsh enviroments. Fault feedback can be detected by monitoring the voltage at the input pin. 1 10 PowerSO-10 1 3 1 2 3 ISOWATT220 D2PAK TO-263 SOT82-FM ( ∗) PowerSO-10 Pin Configuration : INPUT = 6,7,8,9,10; SOURCE = 1,2,4,5; DRAIN = TAB 1/14 |
유사한 부품 번호 - VNB10N07 |
|
유사한 설명 - VNB10N07 |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |