전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC5604E 데이터시트(PDF) 63 Page - Freescale Semiconductor, Inc

부품명 MPC5604E
상세설명  MPC5604E Microcontroller Data Sheet
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5604E 데이터시트(HTML) 63 Page - Freescale Semiconductor, Inc

Back Button MPC5604E Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC5604E Datasheet HTML 67Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 75 page
background image
Electrical characteristics
MPC5604E Microcontroller Data Sheet, Rev. 4
Freescale Semiconductor
63
3.18.11 I2C timing
Table 38. I2C SCL and SDA input timing specifications
No.
Symbol
Parameter
Value
Unit
Min
Max
1
—
D Start condition hold time
2
—
IP bus cycle1
1 Inter Peripheral Clock is the clock at which the I2C peripheral is working in the device. It is equal to the system clock
(Sys_clk).
2
—
D Clock low time
8
—
IP bus cycle1
4
—
D Data hold time
0.0
—
ns
6
—
D Clock high time
4
—
IP bus cycle1
7
—
D Data setup time
0.0
—
ns
8
—
D Start condition setup time (for repeated start condition only)
2
—
IP bus cycle1
9
—
D Stop condition setup time
2
—
IP bus cycle1
Table 35. I2C SCL and SDA output timing specifications
No.
Symbol
Parameter
Value
Unit
Min
Max
11
1 Programming IBFD (I2C bus Frequency Divider) with the maximum frequency results in the minimum output timings
listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period.
The actual position is affected by the prescale and division values programmed in IFDR.
—
D Start condition hold time
6
—
IP bus cycle2
2 Inter Peripheral Clock is the clock at which the I2C peripheral is working in the device.
21
—
D Clock low time
10
—
IP bus cycle1
33
3 Because SCL and SDA are open-drain-type outputs, which the processor can only actively drive low, the time SCL
or SDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
—
D SCL/SDA rise time
—
99.6
ns
41
—
D Data hold time
7
—
IP bus cycle1
51
—
D SCL/SDA fall time
—
99.5
ns
61
—
D Clock high time
10
—
IP bus cycle1
71
—
D Data setup time
2
—
IP bus cycle1
81
—
D Start condition setup time (for repeated start condition only)
20
—
IP bus cycle1
91
—
D Stop condition setup time
10
—
IP bus cycle1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com