전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FDC37C669-MT 데이터시트(PDF) 21 Page - Microchip Technology

부품명 FDC37C669-MT
상세설명  PC 98/99 Compliant Super I/O Floppy Disk Controller
PDF  162 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

FDC37C669-MT 데이터시트(HTML) 21 Page - Microchip Technology

Back Button FDC37C669-MT Datasheet HTML 17Page - Microchip Technology FDC37C669-MT Datasheet HTML 18Page - Microchip Technology FDC37C669-MT Datasheet HTML 19Page - Microchip Technology FDC37C669-MT Datasheet HTML 20Page - Microchip Technology FDC37C669-MT Datasheet HTML 21Page - Microchip Technology FDC37C669-MT Datasheet HTML 22Page - Microchip Technology FDC37C669-MT Datasheet HTML 23Page - Microchip Technology FDC37C669-MT Datasheet HTML 24Page - Microchip Technology FDC37C669-MT Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 162 page
background image
21
STATUS REGISTER B (SRB)
Address F1 READ ONLY
This register is read-only and monitors the state of
several disk interface pins, in PS/2 and Model
30 modes. The SRB can be accessed at any time when
in PS/2 mode. In the PC/AT mode the data bus pins D0 -
D7 are held in a high impedance state for a read of
address 3F1.
PS/2 Mode
BIT 0 MOTOR ENABLE 0
Active high status of the MTR0 disk interface output pin.
This bit is low after a hardware reset and unaffected by a
software reset.
BIT 1 MOTOR ENABLE 1
Active high status of the MTR1 disk interface output pin.
This bit is low after a hardware reset and unaffected by a
software reset.
BIT 2 WRITE GATE
Active high status of the WGATE disk interface output.
BIT 3 READ DATA TOGGLE
Every inactive edge of the RDATA input causes this bit to
change state.
BIT 4 WRITE DATA TOGGLE
Every inactive edge of the WDATA input causes this bit to
change state.
BIT 5 DRIVE SELECT 0
Reflects the status of the Drive Select 0 bit of the DOR
(address 3F2 bit 0). This bit is cleared after a hardware
reset, it is unaffected by a software reset.
BIT 6 RESERVED
Always read as a logic "1".
BIT 7 RESERVED
Always read as a logic "1".
7
6
5
4
3
2
1
0
1
1
DRIVE
SEL0
WDATA
TOGGLE
RDATA
TOGGLE
WGATE
MOT
EN1
MOT
EN0
RESET
COND.
1
1
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com