전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD5337ARM 데이터시트(PDF) 17 Page - Analog Devices

부품명 AD5337ARM
상세설명  2.5 V to 5.5 V, 250 muA, 2-Wire Interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5337ARM 데이터시트(HTML) 17 Page - Analog Devices

Back Button AD5337ARM Datasheet HTML 13Page - Analog Devices AD5337ARM Datasheet HTML 14Page - Analog Devices AD5337ARM Datasheet HTML 15Page - Analog Devices AD5337ARM Datasheet HTML 16Page - Analog Devices AD5337ARM Datasheet HTML 17Page - Analog Devices AD5337ARM Datasheet HTML 18Page - Analog Devices AD5337ARM Datasheet HTML 19Page - Analog Devices AD5337ARM Datasheet HTML 20Page - Analog Devices AD5337ARM Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 28 page
background image
AD5337/AD5338/AD5339
Rev. C | Page 17 of 28
Default Readback Condition
All pointer byte bits power up to 0. Therefore, if the user
initiates a readback without writing to the pointer byte first, no
single DAC channel has been specified. In this case, the default
readback bits are all 0s, except for the CLR bit, which is 1.
Multiple DAC Write Sequence
Because there are individual bits in the pointer byte for each
DAC, it is possible to write the same data and control bits to two
DACs simultaneously by setting the relevant bits to 1.
Multiple DAC Read Back Sequence
If the user attempts to read back data from more than one DAC
at a time, the part reads back the default, power-on reset
conditions, that is, all 0s except for CLR, which is 1.
WRITE OPERATION
When writing to the AD5337/AD5338/AD5339 DACs, the user
must begin with an address byte (R/W = 0), after which the
DAC acknowledges that it is prepared to receive data by pulling
SDA low. This address byte is followed by the pointer byte,
which is also acknowledged by the DAC. Two bytes of data are
then written to the DAC, as shown in Figure 33. A stop
condition follows.
PD0
CLR
LDAC
D7
D6
D5
D4
PD1
LSB
MSB
PD0
CLR
LDAC
D9
D8
D7
D6
PD1
PD0
D11
D10
D9
D8
PD1
MOST SIGNIFICANT DATA BYTE
8-BIT AD5337
LSB
MSB
10-BIT AD5338
LSB
MSB
12-BIT AD5339
CLR LDAC
LEAST SIGNIFICANT DATA BYTE
8-BIT AD5337
D3
D2
D1
D0
X
D5
D4
D3
D2
D1
D0
X
X
D7
D6
D5
D4
D3
D2
D1
D0
LSB
MSB
LSB
MSB
10-BIT AD5338
LSB
MSB
12-BIT AD5339
XX
X
Figure 32. Data Formats for Write and Read Back
00
0
1
1X
X
SCL
SDA
SCL
SDA
0
START
CONDITION
BY
MASTER
ADDRESS BYTE
A0
R/W
MSB
MOST SIGNIFICANT DATA BYTE
LSB
ACK
BY
AD533x
MSB
ACK
BY
AD533x
POINTER BYTE
LSB
ACK
BY
AD533x
MSB
LEAST SIGNIFICANT DATA BYTE
LSB
ACK
BY
AD533x
STOP
CONDITION
BY
MASTER
Figure 33. Write Sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com