| 전자부품 데이터시트 검색엔진 |
|
ADS1606IPAPR 데이터시트(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADS1606IPAPR 데이터시트(HTML) 9 Page - Texas Instruments |
|
9 / 38 page ![]() ADS1605 ADS1606 SBAS274H − MARCH 2003 − REVISED MAY 2007 www.ti.com 9 CLK RESET DRDY DOUT[15:0] t 10 t 9 t 12 t 3 t 11 Settled Data NOTE: CS and RD tied low. Figure 3. Reset TIming (ADS1605, ADS1606 with FIFO Disabled) TIMING REQUIREMENTS FOR FIGURE 3 SYMBOL DESCRIPTION MIN TYP MAX UNIT t3 Rising edge of CLK to DRDY low 10 ns t9 RESET pulse width 50 ns t10 Delay from RESET active (low) to DRDY forced high and DOUT forced low 9 ns t11 RESET rising edge to falling edge of CLK −5 10 ns t12 Delay from DOUT active to valid DOUT (settling to 0.001%) 47 DRDY Cycles NOTE: DOUT[15:0] and DRDY load = 10pF. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |