www.ti.com

From Output

Under Test

(see Note A)

LOAD CIRCUIT

S1

6 V

Open

GND

500

Ω

500

Ω

TEST

S1

Open

6 V

GND

Output

Control

(low-level

enabling)

Output

Waveform 1

S1 at 6 V

(see Note B)

Output

Waveform 2

S1 at GND

(see Note B)

1.5 V

1.5 V

3 V

0 V

1.5 V

1.5 V

≈ 0 V

3 V

Data Input

Timing Input

1.5 V

3 V

0 V

1.5 V

1.5 V

3 V

0 V

3 V

0 V

1.5 V

1.5 V

Input

VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS

Output

1.5 V

1.5 V

3 V

0 V

1.5 V

Input

0.8 V

2 V

0.8 V

2 V

CDC351. CDC351I

1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS441D – FEBRUARY 1994 – REVISED OCTOBER 2003

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output

control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the

output control.

C. All input pulses are supplied by generators having the following characteristics: PRR

≤ 10 MHz, Z

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

5