| 전자부품 데이터시트 검색엔진 |
|
AD9822JRZ 데이터시트(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9822JRZ 데이터시트(HTML) 5 Page - Analog Devices |
|
5 / 20 page ![]() AD9822 Rev. B | Page 5 of 20 TIMING SPECIFICATIONS TMIN to TMAX, AVDD = 5 V, DRVDD = 5 V. Table 3. Parameter Symbol Min Typ Max Unit CLOCK PARAMETERS 3-Channel Pixel Rate tPRA 67 ns 1-Channel Pixel Rate tPRB 80 ns ADCCLK Pulse Width tADCLK 30 ns CDSCLK1 Pulse Width tC1 10 ns CDSCLK2 Pulse Width tC2 10 ns CDSCLK1 Falling to CDSCLK2 Rising tC1C2 0 ns ADCCLK Falling to CDSCLK2 Rising tADC2 0 ns CDSCLK2 Rising to ADCCLK Rising tC2ADR 0 ns CDSCLK2 Falling to ADCCLK Falling tC2ADF 30 40 ns CDSCLK2 Falling to CDSCLK1 Rising tC2C1 30 40 ns ADCCLK Falling to CDSCLK1 Rising tADC1 0 ns Aperture Delay for CDS Clocks tAD 2 ns SERIAL INTERFACE Maximum SCLK Frequency fSCLK 10 MHz SLOAD to SCLK Setup Time tLS 10 ns SCLK to SLOAD Hold Time tLH 10 ns SDATA to SCLK Rising Setup Time tDS 10 ns SCLK Rising to SDATA Hold Time tDH 10 ns SCLK Falling to SDATA Valid tRDV 10 ns DATA OUTPUT Output Delay tOD 8 ns Three-State to Data Valid tDV 10 ns Output Enable High to Three-State tHZ 10 ns Latency (Pipeline Delay) 3 (Fixed) Cycles |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |