전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

BQ76PL536APAPR 데이터시트(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
부품명 BQ76PL536APAPR
상세설명  3 to 6 Series Cell Lithium-Ion Battery Monitor and Secondary Protection IC for Applications
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

BQ76PL536APAPR 데이터시트(HTML) 13 Page - Texas Instruments

Back Button BQ76PL536APAPR Datasheet HTML 9Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 10Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 11Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 12Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 13Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 14Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 15Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 16Page - Texas Instruments BQ76PL536APAPR Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 60 page
background image
t CS,LEAD
CS
t CS,LAG
t(SCLK )
SCLK
t(HIGH)
t(LOW)
SDI
tSU,SDI
tHD,SDI
SDO
tACC
tVALID, SDO
tDIS
t CS _ DLY
bq76PL536A
www.ti.com
SLUSAD3A – JUNE 2011 – REVISED AUGUST 2012
AC TIMING CHARACTERISTICS
SPI DATA INTERFACE
Typical values stated where TA = 25°C and VBAT = 20 V, Min/Max values stated where TA = –40˚C to 85°C and VBAT = 7.2 V
to 27 V (unless otherwise noted)
PARAMETER
TEST CONDITION
MIN
TYP
MAX
UNIT
fSCLK
SCLK frequency(1)
10
250
1000
kHz
SCLKDC
SCLK_H duty cycle, t(HIGH) / t(SCLK) or t(LOW) / t(SCLK)
40%
60%
tCS,LEAD
CS_H lead time, CS_H low to clock
50
SCLK/2
ns
tCS,LAG
CS_H lag time. Last clock to CS_H high
10
SCLK/2
ns
tCS,DLY
CS_H high to CS_H low (inter-packet delay requirement)
3
µs
tACC
CS_H access time(2): CS_H low to SDO_H data out
125
250
ns
CS_H disable time(2): CS_H high to SDO_H high
tDIS
2.5
2.7
µs
impedance
tSU,SDI
SDI_H input-data setup time
15
ns
tHD,SDI
SDI_H input-data hold time
10
ns
SDO_H output-data valid time
tVALID,SDO
CL ≤ 20 pF
75
110
ns
SCLK_H edge to SDO_H valid
(1)
Maximum SCLK frequency is limited by the number of bq76PL536A devices in the vertical stack. The maximum listed here may not be
realizable in systems due to delays and limits imposed by other components including wiring, connectors, PCB material and routing, etc.
See text for details.
(2)
Time listed is for single device.
Figure 3. SPI Host Interface Timing
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
13
Product Folder Links :bq76PL536A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com