전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L9958XP 데이터시트(PDF) 12 Page - STMicroelectronics

부품명 L9958XP
상세설명  Low RDSON SPI controlled H-Bridge
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9958XP 데이터시트(HTML) 12 Page - STMicroelectronics

Back Button L9958XP Datasheet HTML 8Page - STMicroelectronics L9958XP Datasheet HTML 9Page - STMicroelectronics L9958XP Datasheet HTML 10Page - STMicroelectronics L9958XP Datasheet HTML 11Page - STMicroelectronics L9958XP Datasheet HTML 12Page - STMicroelectronics L9958XP Datasheet HTML 13Page - STMicroelectronics L9958XP Datasheet HTML 14Page - STMicroelectronics L9958XP Datasheet HTML 15Page - STMicroelectronics L9958XP Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 38 page
background image
Device description
L9958
12/38
Doc ID 17269 Rev 5
3.3
Serial peripheral interface (SPI)
The SPI is used for bidirectional communication with a control unit, allowing IC
configuration, diagnosis and identification. L9958 can also be used in daisy-chain
configuration (number of device in the daisy chain is not limited).
The SPI interface of L9958 is a slave SPI interface: the master is the µC which provides CS
and SCK to L9958.
Transfer format uses 16 bits word in case of single device configuration and multiple of 16
bits word in case of daisy chain configuration.
The first answer after Power-ON-Reset is the IC identifier.
A command sent by the µC during transfer N is answered during transfer N+1. SO is
clocked on SCK rising edge. SI is sampled on falling edge. When CS = '1' and during power-
ON reset, SO is in tri-state. Otherwise, the SPI interface is always active.
Settings made by the SPI control word become active at the end of the SPI transmission
and remain valid until a different control word is transmitted or a power on reset occurs.
At each SPI transmission, the diagnosis bits as currently valid in the error logic are
transmitted. Details on diagnosis are described in Section 5.
Figure 6.
SPI protocol structure
Between CS falling edge and SCK rising edge, an internal signal called "FSI bit" is set
asynchronously on SO output. This can be useful to have internal information on the device
without stimulating the SCK clock. The definition of the FSI bit is presented in the
diagnostics chapter.
Figure 7.
FSI bit
Except the Enable / Disable bit (“ACT” pin), all the bits of diagnosis register are latched and
can be released by:
●
Diagnosis register read by SPI
●
Power-On-Reset condition.
The coding for the Configuration and Diagnosis Registers is reported in the table below.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com