전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L9958 데이터시트(PDF) 21 Page - STMicroelectronics

부품명 L9958
상세설명  Low RDSON SPI controlled H-Bridge
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9958 데이터시트(HTML) 21 Page - STMicroelectronics

Back Button L9958 Datasheet HTML 17Page - STMicroelectronics L9958 Datasheet HTML 18Page - STMicroelectronics L9958 Datasheet HTML 19Page - STMicroelectronics L9958 Datasheet HTML 20Page - STMicroelectronics L9958 Datasheet HTML 21Page - STMicroelectronics L9958 Datasheet HTML 22Page - STMicroelectronics L9958 Datasheet HTML 23Page - STMicroelectronics L9958 Datasheet HTML 24Page - STMicroelectronics L9958 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 38 page
background image
L9958
Diagnostics and protections
Doc ID 17269 Rev 5
21/38
This disable the turning on of the low-side drivers during current recirculation. The current
flows through the body diode of the low-side MOS for a fixed time. At the end of this fixed
time the Vout voltage is sampled and the possible open load condition detected (see
Figure 16).
Figure 16.
Open load in on state - Low-side current recirculation
5.2.5
Over-temperature
When Twarn is reached, thermal current reduction is activated, and the information is stored
and latched. When Tsd is reached, the “TSD” bit is set and all output transistors are put in
tri-state conditions as long as a reset is applied.
5.2.6
Vs under-voltage shutdown
If the supply-voltage at the VS pins falls below the under-voltage detection threshold
Vs_uv_off, the outputs are set to tri-state and the error bit "Undervoltage at VS" is set.
A filtering time "Tuv_Vs" is implemented to avoid unwanted detection due to parasitic
glitches. The information is transferred into the SPI register in a bit called "VS_UV". This bit
is NOT latched. As soon as the voltage rises again above the Vs under-voltage threshold
(hysteresis implemented), the bridge is switched back to normal mode driven by DIR and
PWM. All the settings are kept as before the under-voltage event.
Table 12.
Over-temperature
TSD
Comments
Bridge state
FSI
1
Tj > TSD
Tri-state-
1
0 (default)
Tj < TSD
-
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com