AD9739-R2-EBZ datasheet(45/48 Pages) AD

45 / 48 page

Data Sheet

AD9739

Rev. B | Page 45 of 48

RECOMMENDED START-UP SEQUENCE

Upon power-up of the AD9739, a host processor is required

to initialize and configure the AD9739 via its SPI port. Figure 75

shows a flowchart of the sequential steps required, while Table 31

and Table 32 provides more detail on the SPI register write/read

operations required to implement the flowchart steps. Note the

following:

•

A software reset is optional because the AD9739 has both

an internal POR circuit and a RESET pin.

•

The SYNC controller is optional because it is only required

to synchronize two or more devices. If synchronization is

required, validate that DCI_DEL values between devices

are sufficiently matched.

•

The mu controller must be first enabled (and in track mode)

before the data receiver controller is enabled because the

DCO output signal is derived from this circuitry.

•

A wait period is related to fDATA periods.

•

Limit the number of attempts to lock the controllers to

three; locks typically occur on the first attempt.

•

Hardware or software interrupts can be used to monitor

the status of the controllers.

CONFIGURE

SPI PORT

SOFTWARE

RESET

WAIT A

FEW 100µs

CONFIGURE

MU CONT.

YES

SET CLK

INPUT CMV

MU CONT.

LOCKED?

WAIT A

FEW 100µs

CONFIGURE

SYNC

CONT.

SYNC CONT.

VALID?

WAIT A

FEW 100µs

CONFIGURE

Rx DATA

CONT.

DATA CONT.

LOCKED?

RECONFIGURE

TxDAC FROM

DEFAULT SETTING

COMPARE

DCI_DEL

VALUES

SYNC.

ONLY

OPTIONAL

Figure 75. Flowchart for Initialization and Configuration of the AD9739

AD9739-R2-EBZ 데이터시트(PDF) 45 Page - Analog Devices

AD9739-R2-EBZ 데이터시트(HTML) 45 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

데이터시트 다운로드

링크 URL