전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADL5592ACPZ-R71 데이터시트(PDF) 13 Page - Analog Devices

부품명 ADL5592ACPZ-R71
상세설명  250 MHz to 2400 MHz RF Variable Gain Amplifier
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADL5592ACPZ-R71 데이터시트(HTML) 13 Page - Analog Devices

Back Button ADL5592ACPZ-R71 Datasheet HTML 9Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 10Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 11Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 12Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 13Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 14Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 15Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 16Page - Analog Devices ADL5592ACPZ-R71 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
ADL5592
Rev. 0 | Page 13 of
20
1
0
1
0
1
0
t0
t1
t3
t2
LOAD DATA INTO
SERIAL REGISTER
ON RISING EDGE.
TRANSFER DATA FROM SERIAL
REGISTER TO PARALLEL LATCHES
ON LE FALLING EDGE.
D0
D9
LE
CLK
DATA
Figure 19. Timing Diagram of SPI Port Transmission
Table 4. 10-Bit Gain Words for SPI Port
ATTN 2
ATTN 1
Resulting Attenuation
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
ATTN 1 (dB)
ATTN 2 (dB)
Total Attenuation (dB)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
1
0
0
0
1
0
0
0
0
0
0
0
2
2
0
0
1
0
0
0
0
0
0
0
0
4
4
0
1
0
0
0
0
0
0
0
0
0
8
8
1
0
0
0
0
0
0
0
0
0
0
16
16
1
1
1
1
1
0
0
0
0
0
0
31
31
0
0
0
0
0
0
0
0
0
1
1
0
1
0
0
0
0
0
0
0
0
1
0
2
0
2
0
0
0
0
0
0
0
1
0
0
4
0
4
0
0
0
0
0
0
1
0
0
0
8
0
8
0
0
0
0
0
1
0
0
0
0
16
0
16
0
0
0
0
0
1
1
1
1
1
31
0
31
1
1
1
1
1
1
1
1
1
1
31
31
62
Table 5. Timing Requirements for the SPI Port
Mnemonic
Description
Min
Max
Unit
t0
Latch enable setup time. Time between latch enable active (high) and first rising edge of serial clock.
15
ns
t1
Serial data setup time. Time between valid serial data and rising clock edge. Note that this time applies
to all bits in the serial data stream
15
ns
t2
Serial data hold time. Time after rising clock edge during which the serial data line cannot change in
value. Note that this time applies to all bits in the serial data stream
15
ns
t3
Latch enable hold time. Time after final falling clock edge during which the latch enable must remain
active (high).
15
ns
fCLK
Clock period.
15
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com