| 전자부품 데이터시트 검색엔진 |
|
ADSP-BF607 데이터시트(PDF) 65 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-BF607 데이터시트(HTML) 65 Page - Analog Devices |
|
65 / 112 page ![]() Rev. 0 | Page 65 of 112 | June 2013 ADSP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609 Asynchronous Write Table 32. Asynchronous Memory Write (BxMODE = b#00) VDD_EXT 1.8V/3.3V Nominal Parameter Min Max Unit Timing Requirement tDARDYAWE 1 SMC0_ARDY Valid After SMC0_AWE Low2 (WAT – 2.5) × tSCLK0 – 17.5 ns Switching Characteristics tENDAT DATA Enable After SMC0_AMSx Assertion –3 ns tDDAT DATA Disable After SMC0_AMSx Deassertion 3 ns tAMSAWE SMC0_Ax/SMC0_AMSx Assertion Before SMC0_AWE Low 3 (PREST + WST + PREAT) × tSCLK0 – 2 ns tHAWE Output 4 Hold After SMC0_AWE High5 WHT × tSCLK0 – 2 ns tWAWE 6 SMC0_AWE Active Low Width 2 WAT × tSCLK0 – 2 ns tDAWEARDY 1 SMC0_AWE High Delay After SMC0_ARDY Assertion 2.5 × tSCLK0 3.5 × tSCLK0 + 17.5 ns 1 SMC_BxCTL.ARDYEN bit = 1. 2 WAT value set using the SMC_BxTIM.WAT bits. 3 PREST, WST, PREAT values set using the SMC_BxETIM.PREST bits, SMC_BxTIM.WST bits, SMC_BxETIM.PREAT bits, and the SMC_BxTIM.RAT bits. 4 Output signals are DATA, SMC0_Ax, SMC0_AMSx, SMC0_ABEx. 5 WHT value set using the SMC_BxTIM.WHT bits. 6 SMC_BxCTL.ARDYEN bit = 0. Figure 16. Asynchronous Write SMC0_AWE SMC0_ABEx SMC0_Ax tDARDYAWE tAMSAWE tDAWEARDY tENDAT tDDAT tHAWE tWAWE SMC0_AMSx SMC0_Dx (DATA) SMC0_ARDY |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |