전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AMC7812SPAPR 데이터시트(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
부품명 AMC7812SPAPR
상세설명  12-Bit Analog Monitoring and Control Solution with Multichannel ADC, DACs, and Temperature Sensors
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

AMC7812SPAPR 데이터시트(HTML) 11 Page - Texas Instruments

Back Button AMC7812SPAPR Datasheet HTML 7Page - Texas Instruments AMC7812SPAPR Datasheet HTML 8Page - Texas Instruments AMC7812SPAPR Datasheet HTML 9Page - Texas Instruments AMC7812SPAPR Datasheet HTML 10Page - Texas Instruments AMC7812SPAPR Datasheet HTML 11Page - Texas Instruments AMC7812SPAPR Datasheet HTML 12Page - Texas Instruments AMC7812SPAPR Datasheet HTML 13Page - Texas Instruments AMC7812SPAPR Datasheet HTML 14Page - Texas Instruments AMC7812SPAPR Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 92 page
background image
SDA
Sr
Sr
t
FDA
t
RDA
t
SU, STA
t
HD, STA
P
SCL
t
HD, DAT
t
SU, DAT
t
RCL1
(1)
t
RCL1
(1)
t
HIGH
t
LOW
t
LOW
t
RCL
t
FCL
t
HIGH
t
SU, STO
=CurrentSourcePull-Up
=ResistorPull-Up
Sr=RepeatedSTARTCondition
P=STOPCondition
AMC7812
www.ti.com
SBAS513E – JANUARY 2011 – REVISED SEPTEMBER 2013
(1)
First rising edge of the SCL signal after Sr and after each acknowledge bit.
Figure 2. Timing for High-Speed (Hs) Mode Devices on the I2C Bus
TIMING CHARACTERISTICS: SDA and SCL for Hs Mode
(1)
At –40°C to +105°C, AVDD = 4.5V to 5.5V, DVDD = 2.7V to 5.5V, AGND = DGND = 0V, and IOVDD = 2.7V to 5.5V, unless
otherwise noted.
CB = 10pF to 100pF
CB = 400pF
PARAMETER
MIN
MAX
MIN
MAX
UNIT
fSCL
(2)
SCL clock frequency
0
3.4
0
1.7
MHz
tSU, STA
Setup time for (repeated) start condition
160
—
160
—
ns
tHD, STA
Hold time (repeated) start condition
160
—
160
—
ns
tLOW
Low period of the SCL clock
160
—
320
—
ns
tHIGH
High period of the SCL clock
60
—
120
—
ns
tSU, DAT
Data setup time
10
—
10
—
ns
tHD, DAT
Data hold time
0
70
0
150
ns
tRCL
Rise time of SCL signal
10
40
20
80
ns
Rise time of SCL signal after a repeated start condition
tRCL1
10
80
20
160
ns
and after an acknowledge bit
tFCL
Fall time of SCL signal
10
40
20
80
ns
tRDA
Rise time of SDA signal
10
80
20
160
ns
tFDA
Fall time of SDA signal
10
80
20
160
ns
tSU, STO
Set-up time for stop condition
160
—
160
—
ns
CB
(3)
Capacitive load for SDA and SCL lines
10
100
—
400
pF
tSP
Pulse width of spike suppressed
0
10
0
10
ns
(1)
All values refer to VIHmin and VILmax levels.
(2)
An SCL operating frequency of at least 1kHz is recommended to avoid activating the I2C timeout function. See the Timeout Function
section for details.
(3)
For bus line loads where CB is between 100pF and 400pF, the timing parameters must be linearly interpolated.
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: AMC7812



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com