전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9266-80EBZ 데이터시트(PDF) 3 Page - Analog Devices

부품명 AD9266-80EBZ
상세설명  16-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Analog-to-Digital Converter
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9266-80EBZ 데이터시트(HTML) 3 Page - Analog Devices

  AD9266-80EBZ Datasheet HTML 1Page - Analog Devices AD9266-80EBZ Datasheet HTML 2Page - Analog Devices AD9266-80EBZ Datasheet HTML 3Page - Analog Devices AD9266-80EBZ Datasheet HTML 4Page - Analog Devices AD9266-80EBZ Datasheet HTML 5Page - Analog Devices AD9266-80EBZ Datasheet HTML 6Page - Analog Devices AD9266-80EBZ Datasheet HTML 7Page - Analog Devices AD9266-80EBZ Datasheet HTML 8Page - Analog Devices AD9266-80EBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 32 page
background image
Data Sheet
AD9266
Rev. A | Page 3 of 32
GENERAL DESCRIPTION
The AD9266 is a monolithic, single-channel 1.8 V supply,
16-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital
converter (ADC). It features a high performance sample-and-
hold circuit and on-chip voltage reference.
The product uses multistage differential pipeline architecture
with output error correction logic to provide 16-bit accuracy at
80 MSPS data rates and to guarantee no missing codes over the
full operating temperature range.
The ADC contains several features designed to maximize
flexibility and minimize system cost, such as programmable
clock and data alignment and programmable digital test pattern
generation. The available digital test patterns include built-in
deterministic and pseudorandom patterns, along with custom
user-defined test patterns entered via the serial port interface (SPI).
A differential clock input with a selectable internal 1-to-8 divide
ratio controls all internal conversion cycles. An optional duty cycle
stabilizer (DCS) compensates for wide variations in the clock duty
cycle while maintaining excellent overall ADC performance.
The interleaved digital output data is presented in offset binary,
gray code, or twos complement format. A data output clock
(DCO) is provided to ensure proper latch timing with receiving
logic. Both 1.8 V and 3.3 V CMOS levels are supported.
The AD9266 is available in a 32-lead RoHS-compliant LFCSP
and is specified over the industrial temperature range (−40°C
to +85°C).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com