전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSPIC33FJ06GS101TE/ML 데이터시트(PDF) 141 Page - Microchip Technology

부품명 DSPIC33FJ06GS101TE/ML
상세설명  High-Performance, 16-bit Digital Signal Controllers
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJ06GS101TE/ML 데이터시트(HTML) 141 Page - Microchip Technology

Back Button DSPIC33FJ06GS101TE/ML Datasheet HTML 137Page - Microchip Technology DSPIC33FJ06GS101TE/ML Datasheet HTML 138Page - Microchip Technology DSPIC33FJ06GS101TE/ML Datasheet HTML 139Page - Microchip Technology DSPIC33FJ06GS101TE/ML Datasheet HTML 140Page - Microchip Technology DSPIC33FJ06GS101TE/ML Datasheet HTML 141Page - Microchip Technology DSPIC33FJ06GS101TE/ML Datasheet HTML 142Page - Microchip Technology DSPIC33FJ06GS101TE/ML Datasheet HTML 143Page - Microchip Technology DSPIC33FJ06GS101TE/ML Datasheet HTML 144Page - Microchip Technology DSPIC33FJ06GS101TE/ML Datasheet HTML 145Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 346 page
background image
© 2009 Microchip Technology Inc.
Preliminary
DS70318D-page 139
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04
bit 3
CF:
Clock Fail Detect bit (read/clear by application)
1
= FSCM has detected clock failure
0
= FSCM has not detected clock failure
bit 2-1
Unimplemented:
Read as ‘0’
bit 0
OSWEN:
Oscillator Switch Enable bit
1
= Request oscillator switch to selection specified by NOSC<2:0> bits
0
= Oscillator switch is complete
REGISTER 8-1:
OSCCON: OSCILLATOR CONTROL REGISTER(1) (CONTINUED)
Note 1:
Writes to this register require an unlock sequence. Refer to Section 42. “Oscillator (Part IV)” (DS70307)
in the “dsPIC33F Family Reference Manual” (available from the Microchip website) for details.
2:
Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted.
This applies to clock switches in either direction. In these instances, the application must switch to FRC mode
as a transition clock source between the two PLL modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com