| 전자부품 데이터시트 검색엔진 |
|
TAS5704PAPRG4 데이터시트(PDF) 8 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5704PAPRG4 데이터시트(HTML) 8 Page - Texas Instruments |
|
8 / 39 page ![]() TAS5704 SLOS563A – MARCH 2008 – REVISED AUGUST 2010 www.ti.com THERMAL INFORMATION TAS5704 THERMAL METRIC(1)(2) UNITS PAP (64 PINS) qJA Junction-to-ambient thermal resistance 27 qJCtop Junction-to-case (top) thermal resistance 15.6 qJB Junction-to-board thermal resistance 12.6 °C/W yJT Junction-to-top characterization parameter 0.2 yJB Junction-to-board characterization parameter 7.8 qJCbot Junction-to-case (bottom) thermal resistance 0.8 (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator. RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT Digital/analog supply voltage DVDD 3 3.3 3.6 V Half-bridge supply voltage PVCC_xx 10 26 V VIH High-level input voltage 3.3-V TTL, 5-V tolerant 2 V VIL Low-level input voltage 3.3-V TTL, 5-V tolerant 0.8 V TA Operating ambient temperature range 0 85 °C TJ Operating junction temperature range 0 150 °C RL (BTL) 6.0 8 RL (SE) Load impedance Output filter: L = 22 mH, C = 680 nF. 3.2 4 Ω RL (PBTL) 3.2 4 LO (BTL) 10 Minimum output inductance under LO (SE) Output-filter inductance 10 mH short-circuit condition LO (PBTL) 10 PWM OPERATION AT RECOMMENDED OPERATING CONDITIONS PARAMETER TEST CONDITIONS MODE VALUE UNITS 32–kHz data rate ±2% 12× sample rate 384 kHz Output sample rate 2×–1× 44.1-, 88.2-, 176.4-kHz data rate ±2% 8×, 4×, and 2× sample rates 352.8 kHz oversampled 48-, 96-, 192-kHz data rate ±2% 8×, 4×, and 2× sample rates 384 kHz PLL INPUT PARAMETERS AND EXTERNAL FILTER COMPONENTS PARAMETER TEST CONDITIONS MIN TYP MAX UNIT fMCLKI Frequency, MCLK (1 / tcyc2) 4.9 49.2 MHz MCLK duty cycle 40% 50% 60% ≥2-V MCLK = 49.152 MHz, within the MCLK minimum high time 8 ns min and max duty cycle constraints ≤0.8-V MCLK = 49.152 MHz, within the MCLK minimum low time 8 ns min and max duty cycle constraints LRCLK allowable drift before LRCLK reset 4 MCLKs External PLL filter capacitor C1 SMD 0603 Y5V 47 nF External PLL filter capacitor C2 SMD 0603 Y5V 4.7 nF External PLL filter resistor R SMD 0603, metal film 470 Ω 8 Submit Documentation Feedback Copyright © 2008–2010, Texas Instruments Incorporated Product Folder Link(s): TAS5704 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |