L7980ATR datasheet(20/44 Pages) STMICROELECTRONICS

20 / 44 page

Application informations

L7980

20/44

Doc ID 15181 Rev 4

Equation 16

where:

Equation 17

Equation 18

As seen in Chapter 5.3 two different kind of network can compensate the loop. In the two

following paragraph the guidelines to select the Type II and Type III compensation network

are illustrated.

6.4.1

Type III compensation network

The methodology to stabilize the loop consists of placing two zeros to compensate the effect

of the LC double pole, so increasing phase margin; then to place one pole in the origin to

minimize the dc error on regulated output voltage; finally to place other poles far away the

zero dB frequency.

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a

frequency higher than the desired bandwidth (that is: 2

π∗ESR∗COUT<1/BW), the type III

compensation network is needed. Multi layer ceramic capacitors (MLCC) have very low ESR

(<1m

Ω), with very high frequency zero, so type III network is adopted to compensate the

loop.

In Figure 10 the type III compensation network is shown. This network introduces two zeros

(fZ1, fZ2) and three poles (fP0, fP1, fP2). They expression are:

Equation 19

LC s

()

π f

zESR

⋅

--------------------------

π Qf

⋅

----------------------------

π f

⋅

-------------------

⎝⎠

⎛⎞ 2

-------------------------------------------------------------------------

OUT

⋅

ESR

OUT

---------------

⋅⋅

------------------------------------------------------------------------

zESR

π ESR C

OUT

⋅⋅

--------------------------------------------

OUT

ESR

()

⋅⋅

⋅

OUT

ESR

⋅⋅

------------------------------------------------------------------------------------------

OUT

--------------

π C

()

⋅⋅

------------------------------------------------

π R

⋅⋅

------------------------------

L7980ATR 데이터시트(PDF) 20 Page - STMicroelectronics

L7980ATR 데이터시트(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

데이터시트 다운로드

링크 URL