전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LT6555IGN 데이터시트(PDF) 7 Page - Linear Technology

부품명 LT6555IGN
상세설명  650MHz Gain of 2 Triple 2 1Video Multiplexer
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LT6555IGN 데이터시트(HTML) 7 Page - Linear Technology

Back Button LT6555IGN Datasheet HTML 3Page - Linear Technology LT6555IGN Datasheet HTML 4Page - Linear Technology LT6555IGN Datasheet HTML 5Page - Linear Technology LT6555IGN Datasheet HTML 6Page - Linear Technology LT6555IGN Datasheet HTML 7Page - Linear Technology LT6555IGN Datasheet HTML 8Page - Linear Technology LT6555IGN Datasheet HTML 9Page - Linear Technology LT6555IGN Datasheet HTML 10Page - Linear Technology LT6555IGN Datasheet HTML 11Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
LT6555
7
6555f
IN1A (Pin 1): Channel 1 Input A. This pin has a nominal
impedance of 400k
Ω and does not have any internal
termination resistor.
DGND (Pin 2): Digital Ground Reference for Enable Pin.
This pin is normally connected to ground.
IN2A (Pin 3): Channel 2 Input A. This pin has a nominal
impedance of 400k
Ω and does not have any internal
termination resistor.
VREF (Pin 4): Voltage Reference for Input Clamping. This
is the tap to an internal voltage divider that defines mid-
supply. It is normally connected to ground in dual supply,
DC coupled applications.
IN3A (Pin 5): Channel 3 Input A. This pin has a nominal
impedance of 400k
Ω and does not have any internal
termination resistor.
AGND1 (Pin 6): Analog Ground for the 360
Ω Gain Resis-
tor of Channel 1.
IN1B (Pin 7): Channel 1 Input B. This pin has a nominal
impedance of 400k
Ω and does not have any internal
termination resistor.
AGND2 (Pin 8): Analog Ground for the 360
Ω Gain Resis-
tor of Channel 2.
IN2B (Pin 9): Channel 2 Input B. This pin has a nominal
impedance of 400k
Ω and does not have any internal
termination resistor.
AGND3 (Pin 10): Analog Ground for the 360
Ω Gain
Resistor of Channel 3.
IN3B (Pin 11): Channel 3 Input B. This pin has a nominal
impedance of 400k
Ω and does not have any internal
termination resistor.
V– (Pin 12): Negative Supply Voltage. V– pins are not in-
ternally connected to each other and must all be connected
externally. Proper supply bypassing is necessary for best
performance. See the Applications Information section.
V+ (Pins 13, 14, 24): Positive Supply Voltage. V+ pins are
not internally connected to each other and must all be
connected externally. Proper supply bypassing is neces-
sary for best performance. See the Applications Informa-
tion section.
V– (Pin 15): Negative Supply Voltage for Channel 3 Output
Stage. V– pins are not internally connected to each other
and must all be connected externally. Proper supply bypass-
ing is necessary for best performance. See the Applications
Information section.
OUT3 (Pin 16): Channel 3 Output. It is twice the selected
channel 3 input and performs optimally with a 150
Ω load
(a double terminated 75
Ω cable).
V+ (Pin 17): Positive Supply Voltage for Channels 2 and 3
Output Stages. V+ pins are not internally connected to each
other and must all be connected externally. Proper supply
bypassing is necessary for best performance. See the
Applications Information section.
OUT2 (Pin 18): Channel 2 Output. It is twice the selected
channel 2 input and performs optimally with a 150
Ω load
(a double terminated 75
Ω cable).
V– (Pin 19): Negative Supply Voltage for Channels 1 and
2 Output Stages.V– pins are not internally connected to each
other and must all be connected externally. Proper supply
bypassing is necessary for best performance. See the Ap-
plications Information section.
OUT1 (Pin 20): Channel 1 Output. It is twice the selected
channel 1 input and performs optimally with a 150
Ω load
(a double terminated 75
Ω cable).
V+ (Pin 21): Positive Supply Voltage for Channel 1 Output
Stage. V+ pins are not internally connected to each other
and must all be connected externally. Proper supply
bypassing is necessary for best performance. See the
Applications Information section.
SEL (Pin 22): Select Pin. This high impedance pin selects
which set of inputs are sent to the output pins. When the
pin is pulled low, the A inputs are selected. When the pin
is pulled high, the B inputs are selected.
EN (Pin 23): Enable Control Pin. An internal pull-up
resistor of 46k defines the pin’s impedance and will turn
the part off if the pin is unconnected. When the pin is pulled
low, the amplifiers are enabled.
Exposed Pad (Pin 25, QFN Only): The Exposed Pad is V–
and must be soldered to the PCB. It is internally connected
to the QFN Pin 4, V–.
PI FU CTIO S (GN24 Package)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com