| 전자부품 데이터시트 검색엔진 |
|
ADL5523ACPZ-R7 데이터시트(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADL5523ACPZ-R7 데이터시트(HTML) 6 Page - Analog Devices |
|
6 / 24 page ![]() ADL5523 Data Sheet Rev. B | Page 6 of 24 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 VBIAS 2 RFIN 3 NC 4 NC 7 RFOUT 8 VPOS 6 NC 5 NC ADL5523 TOP VIEW (Not to Scale) EXPOSED PAD NOTES 1. NC = NO CONNECT. 2. CONNECT THE EXPOSED PAD TO A LOW IMPEDANCE GROUND PLANE. Figure 2. Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Description 1 VBIAS Internal DC Bias. This pin should be connected to VPOS through the R1 resistor. 2 RFIN RF Input. This is the input to the LNA. 3, 4, 5, 6 NC No Connection. No internal connection. 7 RFOUT RF Output. 8 VPOS Supply Voltage. DC bias needs to be bypassed to ground using a low inductance capacitor. This pin is also used for output matching. See the Basic Connections section. 9 (EPAD) Exposed Pad (EPAD) GND. Connect the exposed pad to a low impedance ground plane. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |