전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

APL3218 데이터시트(PDF) 13 Page - Anpec Electronics Coropration

부품명 APL3218
상세설명  Li Charger Protection IC
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ANPEC [Anpec Electronics Coropration]
홈페이지  http://www.anpec.com.tw
Logo ANPEC - Anpec Electronics Coropration

APL3218 데이터시트(HTML) 13 Page - Anpec Electronics Coropration

Back Button APL3218 Datasheet HTML 9Page - Anpec Electronics Coropration APL3218 Datasheet HTML 10Page - Anpec Electronics Coropration APL3218 Datasheet HTML 11Page - Anpec Electronics Coropration APL3218 Datasheet HTML 12Page - Anpec Electronics Coropration APL3218 Datasheet HTML 13Page - Anpec Electronics Coropration APL3218 Datasheet HTML 14Page - Anpec Electronics Coropration APL3218 Datasheet HTML 15Page - Anpec Electronics Coropration APL3218 Datasheet HTML 16Page - Anpec Electronics Coropration APL3218 Datasheet HTML 17Page - Anpec Electronics Coropration Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
Copyright
© ANPEC Electronics Corp.
Rev. A.1 - Apr., 2012
APL3218
www.anpec.com.tw
13
Application Information
Capacitor Selection
The input capacitor is for decoupling and prevents the
input voltage from overshooting to dangerous levels. In
the AC adapter hot plug-in applications or load current
step-down transient, the input voltage has a transient
spike due to the parasitic inductance of the input cable. A
25V, X5R, dielectric ceramic capacitor with a value be-
tween 1
µF and 4.7µF placed close to the ACIN pin is
recommended.
The output capacitor of CHR_LDO is for CHR_LDO volt-
age decoupling. And also can be as the input capacitor of
the charging circuit. At least, a 1
µF, 10V, X5R capacitor is
recommended.
Layout Consideration
In some failure modes, a high voltage may be applied to
the device. Make sure the clearance constraint of the PCB
layout must satisfy the design rule for high voltage. The
exposed pad of the TDFN2x2-8 and DFN3x3-8 performs
the function of channeling heat away. It is recommended
that connect the exposed pad to a large copper ground
plane on the backside of the circuit board through sev-
eral thermal vias to improve heat dissipation. The input
and output capacitors should be placed close to the IC.
The high current traces like input trace and output trace
must be wide and short.
Recommended Minimum Footprint
TDFN2x2-8
Thermal Via diameter
12mil X 5
Ground plane for
Thermal PAD
0.241mm
0.508mm
0.222mm
0.8mm
0.572mm
Thermal Via diameter
12mil X 5
Ground plane for
Thermal PAD
0.305mm
0.66mm
0.305mm
0.61mm
DFN3X3-8
1.575mm



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com