| 전자부품 데이터시트 검색엔진 |
|
CAT24C44LE 데이터시트(PDF) 6 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
CAT24C44LE 데이터시트(HTML) 6 Page - ON Semiconductor |
|
6 / 9 page ![]() 6 CAT24C44 Doc. No. MD-1083, Rev. T © 2008 SCILLC. All rights reserved. Characteristics subject to change without notice WREN/WRDS The CAT24C44 powers up in the program disable state (the “write enable latch” is reset). Any programming after power-up or after a WRDS (RAM write/EEPROM store disable) instruction must first be preceded by the WREN (RAM write/EEPROM store enable) instruction. Once writing/storing is enabled, it will remain enabled until power to the device is removed, the WRDS instruction is sent, or an EEPROM store has been executed (STO). Figure 4. Write Cycle Timing Figure 3. Read Cycle Timing x 12n SK CE tSKL tSKH 1/FSK tCEH tDH tDS tCES tCDS DI HIGH-Z tPD 6789 10 11 tPD tZ VIH HIGH-Z SK CYCLE # SK CE DI DO D0 D1 Dn The WRDS (write/store disable) can be used to disable all CAT24C44 programming functions, and will prevent any accidental writing to the RAM, or storing to the EEPROM. Data can be read normally from the CAT24C44 regard- less of the “write enable latch” status. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |